


Product Preview
32K x 8 Bit Fast Static RAM

The MCMC6206 is fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic small-outline J-leaded packages.

- Single 5 V ± 10% Power Supply
- Fully Static — No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20 and 25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (\bar{G}) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 140 – 165 mA Maximum AC
- Fully TTL Compatible — Three State Output

BLOCK DIAGRAM



MCMC6206



PIN ASSIGNMENT

A14	1	28	VCC
A12	2	27	\bar{W}
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	\bar{G}
A2	8	21	A10
A1	9	20	\bar{E}
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
VSS	14	15	DQ3

PIN NAMES

A0 – A14	Address Input
DQ0 – DQ7	Data Input/Data Output
\bar{W}	Write Enable
\bar{G}	Output Enable
\bar{E}	Chip Enable
VCC	Power Supply (+ 5 V)
VSS	Ground

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

TRUTH TABLE (X = Don't Care)

\bar{E}	\bar{G}	\bar{W}	Mode	V _{CC} Current	Output	Cycle
H	X	X	Not Selected	I _{SB1} , I _{SB2}	High-Z	-
L	H	H	Output Disabled	I _{CCA}	High-Z	-
L	L	H	Read	I _{CCA}	D _{out}	Read Cycle
L	X	L	Write	I _{CCA}	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0	V
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	I _{out}	± 20	mA
Power Dissipation	P _D	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	T _A	0 to + 70	°C
Storage Temperature—Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

3
DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	—	V _{CC} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	—	0.8	V

*V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width ≤ 20 ns)

**V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{kg(I)}	—	± 1	μA
Output Leakage Current (\bar{E} = V _{IH} or \bar{G} = V _{IH} , V _{out} = 0 to V _{CC})	I _{kg(O)}	—	± 1	μA
Output High Voltage (I _{OH} = - 4.0 mA)	V _{OH}	2.4	—	V
Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	—	0.4	V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	- 20	- 25	Unit
AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max})	I _{CCA}	165	165	150	140	mA
AC Standby Current (\bar{E} = V _{IH} , V _{CC} = Max, f = f _{max})	I _{SB1}	45	40	35	30	mA
CMOS Standby Current (V _{CC} = Max, f = 0 MHz, \bar{E} ≥ V _{CC} - 0.2 V, V _{in} ≤ V _{SS} + 0.2 V, or ≥ V _{CC} - 0.2 V)	I _{SB2}	10	10	10	10	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	8	pF
Control Pin Input Capacitance (\bar{E} , \bar{G} , \bar{W})	C _{in}	8	pF
I/O Capacitance	C _{I/O}	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0\text{ V} \pm 10\%$, $T_A = 0\text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V
 Input Pulse Levels 0 to 3.0 V
 Input Rise/Fall Time 5 ns

Output Timing Measurement Reference Level 1.5 V
 Output Load Figure 1A Unless Otherwise Noted

READ CYCLE (See Note 1)

Parameter	Symbol	-12		-15		-20		-25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	2
Address Access Time	t_{AVQV}	—	12	—	15	—	20	—	25	ns	
Enable Access Time	t_{ELQV}	—	12	—	15	—	20	—	25	ns	3
Output Enable Access Time	t_{GLQV}	—	6	—	8	—	10	—	12	ns	
Output Hold from Address Change	t_{AXQX}	3	—	3	—	3	—	3	—	ns	4,5,6
Enable Low to Output Active	t_{ELQX}	4	—	4	—	4	—	4	—	ns	4,5,6
Enable High to Output High-Z	t_{EHQZ}	0	7	0	8	0	9	0	10	ns	4,5,6
Output Enable Low to Output Active	t_{GLQX}	0	—	0	—	0	—	0	—	ns	4,5,6
Output Enable High to Output High-Z	t_{GHQZ}	0	6	0	7	0	8	0	10	ns	4,5,6
Power Up Time	t_{ELICCH}	0	—	0	—	0	—	0	—	ns	
Power Down Time	t_{EHICCL}	—	12	—	15	—	20	—	25	ns	

NOTES:

1. \bar{W} is high for read cycle.
2. All timings are referenced from the last valid address to the first transitioning address.
3. Addresses valid prior to or coincident with \bar{E} going low.
4. At any given voltage and temperature, t_{EHQZ} (max) is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to devices.
5. Transition is measured $\pm 500\text{ mV}$ from steady-state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected ($\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$).

AC TEST LOADS




Figure 1A





Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 3)



3


WRITE CYCLE 1 (\bar{W} Controlled, See Notes 1 and 2)

Parameter	Symbol	- 12		- 15		- 20		- 25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	3
Address Setup Time	t_{AVWL}	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	10	—	12	—	15	—	20	—	ns	
Write Pulse Width	t_{WLWH} , t_{WLEH}	10	—	12	—	15	—	20	—	ns	
Write Pulse Width, \bar{Q} High	t_{WLWH} , t_{WLEH}	10	—	10	—	12	—	15	—	ns	4
Data Valid to End of Write	t_{DVWH}	6	—	7	—	8	—	10	—	ns	
Data Hold Time	t_{WHDX}	0	—	0	—	0	—	0	—	ns	
Write Low to Output High-Z	t_{WLQZ}	0	6	0	7	0	8	0	10	ns	5,6,7
Write High to Output Active	t_{WHQX}	2	—	2	—	2	—	2	—	ns	5,6,7
Write Recovery Time	t_{WHAX}	0	—	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. If \bar{Q} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If $\bar{Q} \geq V_{IH}$, the output will remain in a high impedance state.
5. At any given voltage and temperature, t_{WLQZ} (max) is less than t_{WHQX} (min), both for a given device and from device to device.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested

WRITE CYCLE 1 (\bar{W} Controlled, See Notes 1 and 2)




WRITE CYCLE 2 (\bar{E} Controlled, See Note 1)

Parameter	Symbol	- 12		- 15		- 20		- 25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	
Address Setup Time	t_{AVEH}	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVEH}	10	—	12	—	15	—	20	—	ns	
Enable to End of Write	t_{ELEH} , t_{ELWH}	9	—	10	—	12	—	15	—	ns	3,4
Data Valid to End of Write	t_{DVEH}	6	—	7	—	8	—	10	—	ns	
Data Hold Time	t_{EHDX}	0	—	0	—	0	—	0	—	ns	
Write Recovery Time	t_{EHAX}	0	—	0	—	0	—	0	—	ns	

NOTES:


1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
2. All timings are referenced from the last valid address to the first transitioning address.
3. If \bar{E} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
4. If \bar{E} goes high coincident with or before \bar{W} goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 (\bar{E} Controlled, See Note 1)



ORDERING INFORMATION

(Order by Full Part Number)



Full Part Numbers —	MCMC6206J12	MCMC6206J12R2
	MCMC6206J15	MCMC6206J15R2
	MCMC6206J20	MCMC6206J20R2
	MCMC6206J25	MCMC6206J25R2