# 3

# **Product Preview**


# 32K x 8 Bit Fast Static RAM

The MCMC6206 is fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic small-outline J-leaded packages.


- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20 and 25 ns
- · Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 140 165 mA Maximum AC
- · Fully TTL Compatible -- Three State Output

## **BLOCK DIAGRAM**



# **MCMC6206**





PIN NAMES
A0 – A14      Address Input        DQ0 – DQ7      Data Input/Data Output        W      Write Enable        G      Output Enable        E      Chip Enable        VCC      Power Supply (+ 5 V)        VSS      Ground

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

### TRUTH TABLE (X == Don't Care)

Ē	G	W	Mode	V <sub>CC</sub> Current	Output	Cycle
Н	Х	Х	Not Selected	I <sub>SB1</sub> , I <sub>SB2</sub>	High-Z	-
L	Н	Н	Output Disabled	ICCA	High-Z	-
L	L	н	Read	ICCA	D <sub>out</sub>	Read Cycle
L	Х	L	Write	ICCA	High-Z	Write Cycle

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS For Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	٧
Output Current	out	± 20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature—Plastic	Tstg	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	-	V <sub>CC</sub> + 0.3**	٧
Input Low Voltage	V <sub>IL</sub>	- 0.5*	-	0.8	٧

 $<sup>^{\</sup>star}$ V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width  $\leq$  20 ns)

#### DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	lkg(l)		±1	μА
Output Leakage Current ( $\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ , $V_{Out} = 0$ to $V_{CC}$ )	<sup>1</sup> lkg(O)	_	±1	μА
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	Voн	2.4	_	V
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)	VOL	_	0.4	V

#### **POWER SUPPLY CURRENTS**

Parameter	Symbol	- 12	- 15	- 20	- 25	Unit
AC Active Supply Current (Iout = 0 mA, VCC = Max, f = f <sub>max</sub> )	ICCA	165	165	150	140	mA
AC Standby Current (E = V <sub>IH</sub> , V <sub>CC</sub> = Max. 1 = f <sub>max</sub> )	SB1	45	40	35	30	mA
CMOS Standby Current (V <sub>CC</sub> = Max. $f$ = 0 MHz, $\vec{E}$ $\geq$ V <sub>CC</sub> - 0.2 V V <sub>in</sub> $\leq$ V <sub>SS</sub> + 0.2 V, or $\geq$ V <sub>CC</sub> - 0.2 V)	I <sub>SB2</sub>	10	10	10	10	mA

## CAPACITANCE (f = 1 MHz, dV = 3 V, TA = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C <sub>in</sub>	8	pF
Control Pin Input Capacitance (E, G, W)	C <sub>in</sub>	8	pF
I/O Capacitance	C <sub>I/O</sub>	8	pF

<sup>\*\*</sup>V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2.0 V ac (pulse width ≤ 20 ns)

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

#### READ CYCLE (See Note 1)

		- 12		- 15		5 – 2		20 – 25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	12	_	15		20	-	25	-	ns	2
Address Access Time	tAVQV	-	12	-	15	-	20	_	25	ns	
Enable Access Time	†ELQV	_	12	_	15	-	20	-	25	ns	3
Output Enable Access Time	tGLQV	_	6	_	8	1	10	_	12	ns	
Output Hold from Address Change	tAXQX	3	_	3		3	-	3		ns	4,5,6
Enable Low to Output Active	tELQX	4	-	4	-	4	_	4		ns	4,5,6
Enable High to Output HighZ	†EHQZ	0	7	0	8	0	9	0	10	ns	4,5,6
Output Enable Low to Output Active	tGLQX	0	_	0	-	0	ļ	0		ns	4,5,6
Output Enable High to Output High-Z	†GHQZ	0	6	0	7	0	8	0	10	ns	4,5,6
Power Up Time	tELICCH	0		0		0_	_	0		ns	
Power Down Time	†EHICCL	_	12		15	-	20		25	ns	

#### NOTES:

- 1. W is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with  $\overline{\mathsf{E}}$  going low.
- 4. At any given voltage and temperature, tehoz (max) is less than telox (min), and tohoz (max) is less than telox (min), both for a given device and from device to device.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ( $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ).

### **AC TEST LOADS**





Figure 1A

Figure 1B


#### **TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA FAST SRAM MCMC6206



## READ CYCLE 2 (See Note 3)




WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		- 12		- 12 - 15		- 20		- 20 - 25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	12		15	_	20	_	25	_	ns	3
Address Setup Time	†AVWL	0		0	1	0	_	0		ns	
Address Valid to End of Write	tavwh	10	-	12	-	15	-	20	_	ns	
Write Pulse Width	twlwh. twleh	10		12	_	15	-	20	_	ns	
Write Pulse Width,	twlwh,	10	_	10	_	12	_	15	_	ns	4
Data Valid to End of Write	†DVWH	6	_	7	=	8	_	10		ns	
Data Hold Time	†WHDX	0	-	0	-	0	-	0	_	ns	
Write Low to Output High-Z	twlqz	0	6	0	7	0	8	0	10	ns	5,6,7
Write High to Output Active	twhqx	2	_	2	-	2	-	2	_	ns	5,6,7
Write Recovery Time	twhax	0		0	_	0_	_	0	_	ns	

#### NOTES:

- 1. A write occurs during the overlap of  $\overline{\mathbb{E}}$  low and  $\overline{\mathbb{W}}$  low.
- 2. If  $\overline{G}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance state.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If  $\overline{G} \ge V_{IH}$ , the output will remain in a high impedance state.
- 5. At any given voltage and temperature, twLQZ (max) is less than twHQX (min), both for a given device and from device to device.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested

## WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)




MOTOROLA FAST SRAM MCMC6206

		- 12   -		- 15		- 15		-	20	-	25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes		
Write Cycle Time	†AVAV	12	_	15	_	20	_	25		ns			
Address Setup Time	†AVEL	0	_	0	_	0		0	_	ns			
Address Valid to End of Write	t <sub>AVEH</sub>	10	-	12	_	15		20	_	ns			
Enable to End of Write	tELEH, tELWH	9	_	10	_	12	-	15	_	ns	3,4		
Data Valid to End of Write	†DVEH	6		7	_	8	_	10		ns			
Data Hold Time	tEHDX	0	_	0	_	0	_	0	_	ns			
Write Recovery Time	t <sub>EHAX</sub>	0	_	0	_	0	_	0	_	ns			

### NOTES:

- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
  If E goes high coincident with or before W goes high, the output will remain in a high impedance state.

### WRITE CYCLE 2 (E Controlled, See Note 1)



## **ORDERING INFORMATION** (Order by Full Part Number)

