

# CD4028B Types

## BCD-to-Decimal Decoder

### High-Voltage Types (20-Volt Rating)

CD4028B types are BCD-to-decimal or binary-to-octal decoders consisting of buffering on all 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the four inputs, A to D, results in a high level at the selected one of 10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7 if D = "0". High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications.



The CD4028B-Series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

### Features:

- BCD-to-decimal decoding or binary-to-octal decoding
- High decoded output drive capability
- "Positive logic" inputs and outputs. . . . . decoded outputs go high on selection
- Medium-speed operation. . . . .  
 $t_{PHL}, t_{PLH} = 80 \text{ ns (typ.) @ } V_{DD} = 10 \text{ V}$
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of  $1 \mu\text{A}$  at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):  
1 V at  $V_{DD} = 5 \text{ V}$   
2 V at  $V_{DD} = 10 \text{ V}$   
2.5 V at  $V_{DD} = 15 \text{ V}$
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:

- Code conversion
- Indicator-tube decoder
- Address decoding—memory selection control



Top View  
TERMINAL DIAGRAM




Fig. 1 - Logic diagram.

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )	
Voltages referenced to $V_{SS}$ Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to $V_{DD} + 0.5\text{V}$
DC INPUT CURRENT, ANY ONE INPUT	$\pm 10\text{mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$	500mW
For $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$	Derate Linearly at $12\text{mW}/^\circ\text{C}$ to $200\text{mW}$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100mW
OPERATING-TEMPERATURE RANGE ( $T_A$ )	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
STORAGE TEMPERATURE RANGE ( $T_{stg}$ )	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79\text{mm}$ ) from case for 10s max	$+265^\circ\text{C}$

TABLE I - TRUTH TABLE

D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0

I = HIGH LEVEL      0 = LOW LEVEL

# CD4028B Types

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For $T_A$ = Full Package Temperature Range)	3	18	V

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current, $I_{DD}$ Max.	-	0.5	5	5	5	150	150	-	0.04	5	$\mu A$
	-	0.10	10	10	10	300	300	-	0.04	10	
	-	0.15	15	20	20	600	600	-	0.04	20	
	-	0.20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current $I_{OL}$ Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, $I_{OH}$ Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	mA
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage: Low-Level, $V_{OL}$ Max.	-	0.5	5	0.05				-	0	0.05	V
	-	0.10	10	0.05				-	0	0.05	
	-	0.15	15	0.05				-	0	0.05	
Output Voltage: High-Level, $V_{OH}$ Min.	-	0.5	5	4.95				4.95	5	-	V
	-	0.10	10	9.95				9.95	10	-	
	-	0.15	15	14.95				14.95	15	-	
Input Low Voltage, $V_{IL}$ Max.	0.5, 4.5	-	5	1.5				-	-	1.5	V
	1.9	-	10	3				-	-	3	
	1.5, 13.5	-	15	4				-	-	4	
Input High Voltage, $V_{IH}$ Min.	0.5, 4.5	-	5	3.5				3.5	-	-	V
	1.9	-	10	7				7	-	-	
	1.5, 13.5	-	15	11				11	-	-	
Input Current $I_{IN}$ Max.	-	0.18	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0.1$	$\mu A$

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ C$ ,  $C_L = 50$  pF, Input  $t_r, t_f = 20$  ns,  $R_L = 200$  k $\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
	$V_{DD}$ (V)	Typ.	Max.	
Propagation Delay Time: $t_{PHL}, t_{PLH}$	5	175	350	ns
	10	80	160	
	15	60	120	
Transition Time $t_{THL}, t_{TLH}$	5	100	200	ns
	10	50	100	
	15	40	80	
Input Capacitance, $C_{IN}$	-	5	7.5	pF




Fig. 2 - Typical output low (sink) current characteristics.




Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical propagation delay time as a function of load capacitance.





Fig. 5 - Typical output high (source) current characteristics.

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs


# CD4028B Types

**TABLE II – CODE CONVERSION CHART**


INPUTS				INPUT CODES					OUTPUT NUMBER																	
				Hexa-Decimal		Decimal																				
D	C	B	A	4-BIT BINARY	4-BIT GRAY	EXCESS-3	EXCESS-3 GRAY	AIKEN	4-2-2-1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
0	0	0	0	0	0				0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	1	1	1				1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	1	0	2	3		0	2	2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	1	1	3	2	0	3	3	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
0	1	0	0	4	7	1	4	4	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
0	1	0	1	5	6	2			3	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
0	1	1	0	6	4	3	1		4	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
0	1	1	1	7	5	4	2		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
1	0	0	0	8	15	5			0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
1	0	0	1	9	14	6			5	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
1	0	1	0	10	12	7	9		6	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
1	0	1	1	11	13	8		5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
1	1	0	0	12	8	9	5	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	
1	1	0	1	13	9		6	7	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	14	11		8	8	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	15	10		7	9	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1




**Fig. 6 – Minimum output high (source) current characteristics.**




**Fig. 7 – Typical dynamic power dissipation as a function of input frequency.**




**Fig. 8 – Typical transition time as a function of load capacitance.**




**Fig. 9 – Input current test circuit.**



**Fig. 11 – Input voltage test circuit.**




**Fig. 10 – Dynamic power dissipation test circuit.**



**Fig. 12 – Quiescent device current test circuit.**


## TYPICAL APPLICATIONS



**Fig. 13 – Code conversion circuit.**

The circuit shown in Fig.13 converts any 4-bit code to a decimal or hexadecimal code. Table 2 shows a number of codes and the decimal or hexadecimal number in these codes which must be applied to the input terminals of the CD4028B to select a particular output. For example: in order to get a high on output No. 8 the input must be either an 8 expressed in 4-Bit Binary code, a 15 expressed in 4-Bit Gray code, or a 5 expressed in Excess-3 code.

# CD4028B Types



^(Trademark) Burroughs Corp.

92CS-29413

Fig. 14 — Neon readout (Nixie Tube<sup>^</sup>) display application.





Fig. 15 — 6-bit binary to 1-of-64 address decoder.



## CD4028BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## CD4028B, CMOS BCD-to-Decimal or Binary-to-Octal Decoders/Drivers

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	CD4028B
Voltage Nodes (V)	5, 10, 15

### FEATURES

[▲Back to Top](#)

- BCD-to-decimal decoding or binary-to-octal decoding
- High decoded output drive capability
- "Positive logic" inputs and outputs.....decoded outputs go high on selection
- Medium-speed operation...  $t_{PHL}$ ,  $t_{PLH} = 80$  ns (typ.) @  $V_{DD} = 10$  V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
  - 1 V at  $V_{DD} = 5$  V
  - 2 V at  $V_{DD} = 10$  V
  - 2.5 V at  $V_{DD} = 15$  V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications:
  - Code conversion
  - Indicator-tube decoder
  - Address decoding-memory selection control

### DESCRIPTION

[▲Back to Top](#)

CD4028 types are BCD-to-decimal or binary-to-octal decoders consisting of buffering on all 4 inputs, decoding-logic gates, and 10 output buffers. A BCD code applied to the four input, A to D, results in a high level at the selected one of 10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7 if D = "0". High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications.

The CD4028B-Series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

### TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲Back to Top](#)

Full datasheet in Acrobat PDF: [cd4028b.pdf](#) (203 KB,Rev.A) (Updated: 03/14/2002)

### APPLICATION NOTES

[▲Back to Top](#)

View Application Notes for [Digital Logic](#)

**RELATED DOCUMENTS**

[▲Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide \(SCYB004, 1032 KB - Updated: 10/23/2001\)](#)
- [Logic Selection Guide Second Half 2002 \(Rev. R\) \(SDYU001R, 4274 KB - Updated: 07/19/2002\)](#)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\) \(SGYC003B, 1648 KB - Updated: 04/22/2002\)](#)

**SAMPLES**

[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	DSCC NUMBER	PRODUCT CONTENT	SAMPLES
CD4028BNSR	<a href="#">SOP (NS)</a>	16	-55 TO 125	ACTIVE		<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

**PRICING/AVAILABILITY/PKG**

[▲Back to Top](#)

**DEVICE INFORMATION**

**TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002**

**REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002**

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
CD4028BE	ACTIVE	<a href="#">PDIP (N)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   0.25	25	<a href="#">N/A*</a>	> 10k   03 Oct	4 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
									50   22 Oct		<a href="#">DigiKey</a>   AMERICA	416	<a href="#">BUY NOW</a>
									> 10k   23 Oct				
									3000   30 Oct				
CD4028BF	ACTIVE	<a href="#">CDIP (J)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   2.49	1	478	3869   21 Oct	8 WKS	<a href="#">Avnet</a>   AMERICA	813	<a href="#">BUY NOW</a>
CD4028BF3A	ACTIVE	<a href="#">CDIP (J)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   2.93	1	200	133   24 Sep	8 WKS	<a href="#">Avnet</a>   AMERICA	289	<a href="#">BUY NOW</a>
									3869   21 Oct				
CD4028BM	ACTIVE	<a href="#">SOP (D)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   0.25	40	<a href="#">N/A*</a>		6 WKS			
CD4028BM96	ACTIVE	<a href="#">SOP (D)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   0.25	2500	<a href="#">N/A*</a>		6 WKS			
CD4028BNSR	ACTIVE	<a href="#">SOP (NS)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   0.53	2000	<a href="#">N/A*</a>		6 WKS			
CD4028BPW	OBSOLETE	<a href="#">TSSOP (PW)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU		<a href="#">N/A*</a>		Not Available			
CD4028BPWR	ACTIVE	<a href="#">TSSOP (PW)</a>   16	-55 TO 125		<a href="#">View Contents</a>	1KU   0.25	2000	<a href="#">N/A*</a>		6 WKS			

Table Data Updated on: 9/26/2002

