SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

SUITABLE FOR IEEE STANDARD 488-1978 (GPIB)†

- 8-Channel Bidirectional Transceivers
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation:

SN55ALS161 . . . 59 mW Max Per Channel SN75ALS161 . . . 46 mW Max Per Channel


- Fast Propagation Times: SN55ALS161...25 ns Max SN75ALS161...20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis: SN55ALS161...550 mV Typ SN75ALS161...650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)
- Power-Up/Power-Down Protection (Glitch Free)

description


SN55ALS161 SN75ALS161 and eight-channel general-purpose interface bus transceivers are high-speed, advanced low-power Schottky-process devices designed to provide the bus-management and data-transfer operating between units single-controller instrumentation system. When combined with the SN55ALS160 SN75ALS160 octal bus transceivers, these devices provide a complete 16-wire interface for the IEEE 488 bus.

The SN55ALS161 and SN75ALS161 devices feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the direction-control (DC) and talk-enable (TE) signals.

SN55ALS161 ... J OR W PACKAGE SN75ALS161 ... DW OR N PACKAGE (TOP VIEW)



SN55ALS161 . . . FK PACKAGE (TOP VIEW)



CHANNEL-IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	Control
TE	Talk Enable	Control
ATN	Attention	
SRQ	Service Request	_
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End or Identify	
DAV	Data Valid	.
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	110113161



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 488 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range.



SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

description (continued)

The driver outputs general-purpose interface bus (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when $V_{CC} = 0$. The drivers are designed to handle sink-current loads up to 48 mA. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV on the commercial part, 250 mV on the military part, minimum, for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN55ALS161 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75ALS161 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE RECEIVE/TRANSMIT

C	ONTRO	LS	BUS	-MANA(SEMENT	CHANN	DATA-TRANSFER CHANNELS				
DC	TE	ATN†	ATN [†] SRQ REN IFC EC (CONTROLLED BY DC)					DAV NDAC NRFI (CONTROLLED BY TE)			
Н	Н	Н	R	т	R	R	Т	_	R	R	
Н	Н	L	I K	ı	K		R	-	N	K	
L	L	Н	_	R	т.	т	R	R	т	т -	
L	L	L	'	K	'	1	Т	, r	ı	ı	
Н	L	Х	R	Т	R	R	R	R	Т	Т	
L	Н	Χ	Т	R	Т	Т	Т	Т	R	R	

H = high level, L = low level, R = receive, T = transmit, X = irrelevant




Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side.

Data transfer is noninverting in both directions.


[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

schematics of inputs and outputs



SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	5.5 V
Low-level driver output current, IOL	100 mA
Continuous total dissipation	. See Dissipation Rating Table
Package thermal impedance, θ _{JA} (see Note 2): DW package	58°C/W
N package	69°C/W
Case temperature for 60 seconds: FK package, T _C	260°C
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J or W pa	ackage 300°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N	package 260°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
W	1000 mW	8.0 mW/°C	640 mW	200 mW

SN55ALS161 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
	TE and DC at $T_A = -55^{\circ}C$ to $125^{\circ}C$	2			
High-level input voltage, V _{IH}	Bus and terminal at T _A = 25°C to 125°C	2			V
	Bus and terminal at T _A = −55°C	2.1			
	TE and DC at $T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8	
Low-level input voltage, V _{IL}	Bus and terminal at T _A = 25°C to −55°C			0.8	V
	Bus and terminal at T _A = 125°C			0.7	
High-level output current, IOH	Bus ports with pullups active (V _{CC} = 5 V)			-5.2	mA
High-level output current, IOH	Terminal ports			-800	μΑ
Low-level output current, IOI	Bus ports			48	mA
Low-level output current, IOL	Terminal ports			16	IIIA
Operating free-air temperature, TA		-55		125	°C

NOTES: 1. All voltage values are with respect to network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SLLS019E – JUNE 1986 – REVISED NOVEMBER 1999

SN75ALS161 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, VIH	2			V	
Low-level input voltage, V _{IL}				0.8	V
High-level output current, IOH	Bus ports with pullups active			-5.2	mA
	Terminal ports			-800	μΑ
Low-level output current, IOL	Bus ports			48	A
	Terminal ports			16	mA
Operating free-air temperature, TA	·	0		70	°C

SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED		TEST CONDITIONS [†]		SN55ALS161			SN75ALS161			UNIT	
PARAMETER	ζ.	TEST CONDITIONS!			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
Input clamp vo	ltage	I _I = -18 mA			-0.8	-1.5		-0.8	-1.5	V	
Hysteresis	Bus							0.4	0.65		
voltage	Rue	$V_{CC} = 5 V$,	$T_A = -55^{\circ}C$	and 25°C	0.4	0.55					V
$(V_{IT+} - V_{IT-})$	Dus	V _{CC} = 5 V,	T _A = 125°C		0.25						
	Terminal	I _{OH} = - 800 μA,	V _{CC} = MIN	T _A = 25°C and MAX	2.7	3.5		2.7	3.5		
High-level				T _A = MIN	2.5	3.5		2.7	3.5		V
voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	V _{CC} = MIN	T _A = 25°C and MAX	2.2			2.2			V
				T _A = MIN	2.0			2.2			
Low-level	Terminal	I _{OL} = 16 mA,	VCC = MIN			0.3	0.5		0.3	0.5	
output voltage	Bus	I _{OL} = 48 mA¶,	V _C C = MIN			0.35	0.5		0.35	0.5	V
Input current at maximum input voltage	Terminal	V _I = 5.5 V,	V _{CC} = MAX			0.2	100		0.2	100	μΑ
High-level input current	Terminal and	V _I = 2.7 V,	V _{CC} = MAX			0.1	20		0.1	20	μΑ
Low-level input current	control inputs	V _I = 0.5 V,	V _{CC} = MAX			-30	-100		-10	-100	μΑ
\/-!\	D.1/O	Driver disabled,			2.5	3	3.7	2.5	3	3.7	V
voltage at GPI	B I/O port	(SN55')	I _{I(bus)} = -12 mA				-1.5			-1.5	V
			$V_{I(bus)} = -1.$	5 V to 0.4 V	-1.3			-1.3			
					0		-3.2	0		-3.2	
Current into GPIB I/O	Power on	V _C C = 5 V					2.5 -3.2			2.5 -3.2	mA
port		(0.100)	V _{I(bus)} = 3.7 V to 5 V		0		2.5	0		2.5	
			V _{I(bus)} = 5 V	to 5.5 V	0.7		2.5	0.7		2.5	
	Power off	$V_{CC} = 0$	$V_{I(bus)} = 0 to$	2.5 V			40				μΑ
Short-circuit	Terminal	Vac - MAY			-15	-35	-75	-15	-35	-75	mA
current	Bus	ACC = INIMY			-25	-50	-125	-25	-50	-125	IIIA
Supply current		No load,				55	90		55	75	mA
GPIB I/O port capacitance		V _{CC} = 0 to 5 V,	V _{I/O} = 0 to 2	V, f = 1 MHz		30			30		pF
	Input clamp vo Hysteresis voltage (VIT+ - VIT-) High-level output voltage Low-level output voltage Input current at maximum input voltage High-level input current Low-level input current Voltage at GPI Current into GPIB I/O port Short-circuit output current Supply current	riysteresis voltage (VIT+-VIT-) High-level output voltage Low-level Bus Low-level Terminal Bus Input current at maximum input voltage High-level input current Low-level input current Input current Current into GPIB I/O port Current into GPIB I/O port Short-circuit output current Supply current GPIB I/O port Bus	Input clamp voltage Hysteresis voltage (VIT+ - VIT-) Bus VCC = 5 V, VCC = 10 mA, VI = 2.7 V, VI = 0.5	Input clamp voltage Input clamp voltage Hysteresis Voltage Voltage	Input clamp voltage Hysteresis voltage (VIT+ - VIT-)	Parameter Pa	PARAMETE TEST CONDITIONST MIN TYPF	PARAMETER TEST CONDITIONST MIN TYP‡ MAX	Test Conditions Typ Max Min Min Typ Max Min Min Min Typ Max Min Min Min Typ Max Min Min	PARAMETER PAR	PARAMETEN TEST CONDITIONS MIN TYP\$ MAX MIN TYP\$ MIN MIN TYP\$

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] VOH and IOS apply to 3-state outputs only.

[¶] For SN55', $I_{OL} = 24 \text{ mA at } -55^{\circ}\text{C}$.

SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

SN55ALS161 switching characteristics, V_{CC} = 5 V and C_L = 50 pF (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A †	MIN	TYP‡	MAX	UNIT
tou	Propagation delay time,				25°C		10	17	
tPLH	low- to high-level output	Terminal	Bus (Except SRQ, NDAC,	See Figure 1	Full range			20	ns
^t PHL	Propagation delay time,	Terriiriai	and NRFD)	See rigule r	25°C		10	14	113
PHL	high- to low-level output				Full range			18	
^t PLH	Propagation delay time,				25°C			25	
'PLN	low- to high-level output	Terminal	Bus (NRFD,	See Figure 2	Full range			37	ns
tPHL	Propagation delay time,	Torrinia	SRQ, NDAC)	Goo riigaro 2	25°C		10	14	110
PHL	high- to low-level output				Full range			19	
tpLH	Propagation delay time,				25°C		10	15	
'PLN	low- to high-level output	Bus	Terminal	See Figure 2	Full range			22	ns
^t PHL	Propagation delay time,	Dus		ga.e _	25°C		10	15	
PUL	high- to low-level output				Full range			24	
^t PZH	Output enable time to high level				25°C		20	30	
יפצח	Culput chable time to high level]			Full range			52	
touz	Output disable time from high	Bus (ATN, REN, IFC, and DAV)		25°C		8	14		
tPHZ	level		REN, IFC,	See Figure 3	Full range			18	ns
tPZL	Output enable time to low level				25°C		16	28	
'PZL	Culput chable time to low level				Full range			44	
to. 7	Output disable time from low				25°C		10	19	
^t PLZ	level				Full range			30	
tozu	Output enable time to high level				25°C		24	30	
^t PZH	Output enable time to high level				Full range			64	
to	Output disable time from high				25°C		13	19	
tPHZ	level	TE or DC	Bus (EOI)	See Figure 3	Full range			30	ns
to 7:	Output enable time to low level,	TE OF DC	Bus (LOI)	See Figure 3	25°C		21	35	115
^t PZL	Output enable time to low level,				Full range			54	
tPLZ	Output disable time from low				25°C		13	20	1
'PLZ	level				Full range			40	
tn.7	Output enable time to high level				25°C		24	36	
^t PZH	Output enable time to high level				Full range			70	
to	Output disable time from high				25°C		12	20	
^t PHZ	level	TE or DC	Terminal	See Figure 4	Full range			40	ns
tozi	Output enable time to low level	1.20.50		Joce Figure 4	25°C		20	34	113
tPZL	Output chable time to low level				Full range			56	
to. 7	Output disable time from low				25°C		13	24	
tPLZ	level				Full range			43	

[†]Full range is -55°C to 125°C.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$.

SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999


SN75ALS161 switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	Terminal	Puo	C _L = 30 pF,		10	20	20
tPHL	Propagation delay time, high- to low-level output	reminal	Bus	See Figure 1		12	20	ns
tPLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,		5	10	20
tPHL	Propagation delay time, high- to low-level output	Bus		See Figure 2		7	14	ns
^t PZH	Output enable time to high level		Bus (ATN, EOI,				30	
^t PHZ	Output disable time from high level	TE or DC		C _L = 15 pF, See Figure 3			20	ns
t _{PZL}	Output enable time to low level	TE OF DC	REN, IFC, and DAV)				45	115
^t PLZ	Output disable time from low level		,				20	
^t PZH	Output enable time to high level						30	
^t PHZ	Output disable time from high level	TE or DC	Terminal	C _L = 15 pF, See Figure 4			25	
tPZL	Output enable time to low level	TEGIDO	Temilia				30	ns
t _{PLZ}	Output disable time from low level						25	

 $[\]uparrow$ All typical values are at $T_A = 25^{\circ}$ C.

SLLS019E - JUNE 1986 - REVISED NOVEMBER 1999

PARAMETER MEASUREMENT INFORMATION



[] denotes the SN55ALS161 military test conditions.


NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{CO} = 50 \Omega$.

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $Z_{O} = 50 \Omega$.

Figure 3. Bus Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\tilde{\Gamma}} \leq$ 7 ns, $t_{\tilde{\Gamma}} \leq$ 8 ns, $t_{\tilde{\Gamma}} \leq$ 9 ns, $t_{\tilde{\Gamma}} \leq$ 9

Figure 4. Terminal Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS[†]



TERMINAL OUTPUT VOLTAGE vs






Figure 7

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS†






GPIB I/O BUS

CURRENT

BUS OUTPUT VOLTAGE
vs
TERMINAL INPUT VOLTAGE






Figure 10

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated