CD54HC4538/3A CD54HCT4538/3A

Switching Speed (Limits with black dots (•) are tested 100%.) SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t, t_i = 6 ns)

				25°C -55°C to +125°C						;]	
CHARACTERISTIC	SYMBOL	Vcc	HC		HCT		54HC		54HCT		UNITS	
0.0.0.0		V	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay		2	_ 1	250		_	_	375	-	-		
A, B to Q	t _{PLH}	4.5	-	50∙	_	55•	_	75∙	- 1	83•		
.,		6	_	43	_			64				
		2	_	250	_	_	_	375	_	-		
A, \overline{B} to \overline{Q}		4.5	-	50∙	_	55•	-	75∙	_	83•		
.,, =		6	_	43				64				
	t _{PHL}	2	_	250	_		_	375	-	-		
R to Q		4.5	-	50∙	_	40•	_	75∙	_	60•	ns	
		6	-	43	-			64				
		2	_	250	_		-	375		-		
R to Q	telh	4.5	-	50∙	_	50•		75∙	_	75∙		
		6		43_				64_				
Output Transition		2	_	75	_		<u> </u>	110	_	-		
Time	t _{TLH}	4.5	l –	15	_	15	-	22	_	22		
	t _{THL}	6		13				19				
Output Pulse		3	0.64	0.78	_	_	0.605	0.819	_	_		
Width	τ	5	0.63•	1	0.63•	0.77•	1		0.595•	0.805•	ms	
$R_x = 10 \Omega, C_x = 0.1 \mu F$			0.000	0.775	0.00	0	-		L			
Output Pulse Width			Type ± 1%									
Match, Same Pkg.				i ype	工 170							
Input Capacitance	Cı	1=	_	10		10		10		10	pF	

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

		STATIC BURN-	IN I		STATIC BURN-IN II		
Static	OPEN	GROUND	V _{cc} (6V)	OPEN	GROUND	V _{cc} (6V)	
CD54HC/HCT4538	1,2,6,7,9,	3-5,8,11-13	16	1,2,6,7,9,	8	3-5,11-13,16	
0204110711011000	10,14,15			10,14,15			
					OSCILLATOR		
Dynamic	OPEN	GROUND	1/2 V _{cc} (3V)	V _{cc} (6V)	50 kHz	25 kHz	
CD54HC/HCT4538	_	1,4,8,12,15	6,7,9,10	2,14,16	5,11	3,13	

NOTE: Each pin except V_{CC} and Gnd will have a resistor of 2k-47k ohms.


BCD-to-7-Segment Latch/ Decoder/Driver for LCDs

CD54HC4543/3A CD54HCT4543/3A

The RCA CD54HC4543 and CD54HCT4543 high-speed silicon-gate devices are BCD-to-7-segment latch/decoder/drivers designed primarily for directly driving liquid-crystal displays. They have an active-high disable input (LD), an active-high blanking input (BI) and a phase input (PH) to which a square wave is applied for liquid-crystal applications. This square wave is also applied to the back-plane of the liquid-crystal display.

These devices can also be used, in conjunction with current amplifying devices, for driving LEDs, incandescent, fluorescent, and gas-discharge displays. For these applications, the phase input provides a means for obtaining active-high or active-low segment outputs.

CD54HC4543/3A CD54HCT4543/3A



Package Specifications

See Section 11, Fig. 11

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
D0, D1, D2	1
D3, BI	0.5
PH	1.25
LD	1.5

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μ A max. @ 25° C.

FUNCTIONAL DIAGRAM

Static Electrical Characteristics (Limits with black dots (•) are tested 100%

		TEST CONDITIONS]		
		HC/HCT V _{IN} HC HCT								
						LIN				
CHARACTERIS	rics	V _{DD}	v o	Io	V _{cc} or GND	V _{IL} or V _{IH}	V _{IL} or V _{IH}	MIN.	MAX.	UNITS
Quiescent	25°C	6			6, 0	_	_	-	8•	
Device Current Icc	-55°C +125°C	6	_	_	6, 0	1	_	_	160•	μΑ

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

Switching Speed (Limits with black dots (*) are tested 100%.) **SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t, t_f = 6 ns)**

		TEST	TEST LIMITS								
	1	CONDITIONS		25	°C		-	55°C to	+125°	С	
CHARACTERISTIC	SYMBOL	V _{cc}	HC		HCT		54HC		54HCT		UNITS
		٧	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Propagation Delay		2		340	_	I —	_	510			
D _n to Output		4.5	_	68•	_	80•		102•		120•	
		6	_	58	-	_		87	_		
		2	_	370	_	_	_	555	_]
LD to Output		4.5		74•	—	77∙		111•	—	116•	
	t _{PLH}	6		63		_		94	_		
	t _{PHL}	2		265	_	_	_	400	_	_	
BI to Output		4.5	_	53•		66•	-	80•	l —	99•	ns
***************************************		6		45		_	<u></u>	68	—		
	7	2	_	200		_		300	_	_	
PH to Output		4.5		40		66	l —	60		99	
	i	6		34		_		51	<u> </u>]
Transition Time		2	_	250	_	_	_	375	_		
	t _{TLH}	4.5	_	50	l —	50	—	75	<u> </u>	75	
	t _{THL}	6	_	43	—	_	_	64	_	<u> </u>	1
Input Capacitance	Cı		_	10		10	_	10		10	рF

CD54HC4543/3A CD54HCT4543/3A

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Chatia		STATIC BURN-	N I	STATIC BURN-IN II				
Static	OPEN GROUND		V _{cc} (6V)	OPEN	GROUND	V _{cc} (6V)		
CD54HC/HCT4543	9-15	1-8	16	9-15	8	1-7,16		
Dynamia	I				OSCILLATOR			
Dynamic	OPEN	GROUND	1/2 V _{cc} (3V)	V _{cc} (6V)	50 kHz	25 kHz		
CD54HC/HCT4543	l –	6-8	9-15	1,4,16	2,3,5	_		

NOTE: Each pin except Vcc and Gnd will have a resistor of 2k-47k ohms.

CD54HC7038/3A CD54HCT7038/3A

9-Bit Bus Transceiver With Latch


The RCA CD54HC7038 and the CD54HC77038 are high-speed CMOS 9-bit bidirectional transceivers with input data latch and data polarity selection capability. These data-bus interface products are intended for two-way asynchronous communications between data buses. The 48-mA out-put sink current meets the drive requirements for the SCSI/Q-02, multibus, and VME bus specifications. The HC/HCT7038 devices feature the low power consumption of standard CMOS circuits and the speed and drive capabilities of LSTTL and TTL circuits.

The CD54HC7038 and CD54HCT7038 allow transmission and internal latch storage of 9 bits of positive or negative logic data from the "A" bus to the "B" bus. A low level on the Latch Enable input ($\overline{\text{LE}}$) stores "A" bus data in a 9-bit latch. When $\overline{\text{LE}}$ is a high level, the latch is transparent and

data flows from "A" to "B". The "B" bus output data drivers are open-drain N-MOS transistors that allow the "B" bus high logic state level to be set by the B bus termination network which may be the SCSI/Q-02 (220/330 ohm) or multibus/VME (dual 330/470 ohm) terminations. B-bus data may be transferred to the A-bus via appropriate \overline{OE} control levels.

Data polarity may be reversed in either direction.

For the HC types, A-bus ports and control are compatible with CMOS logic levels. For the HCT types, the A-bus ports and control are compatible with CMOS or TTL logic levels. For both types, the B-bus ports are compatible with only TTL levels; the TTL high-logic-level must be set by the external bus termination network.



FUNCTIONAL DIAGRAM

Package Specifications

See Section 11, Fig. 15