



Dear customers,

About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd.

The semiconductor business of Oki Electric Industry Co., Ltd. was succeeded to OKI Semiconductor Co., Ltd. on October 1, 2008. Therefore, please accept that although the terms and marks of "Oki Electric Industry Co., Ltd.", "Oki Electric", and "OKI" remain in the documents, they all have been changed to "OKI Semiconductor Co., Ltd.". It is a change of the company name, the company trademark, and the logo, etc. , and NOT a content change in documents.

October 1, 2008
OKI Semiconductor Co., Ltd.

OKI SEMICONDUCTOR CO., LTD.

550-1 Higashiasakawa-cho, Hachioji-shi, Tokyo 193-8550, Japan
<http://www.okisemi.com/en/>

OKI Semiconductor

1A

MR27V3202D

2,097,152-Word x 16-Bit or 4,194,304-Word x 8-Bit
Production Programmed Read Only Memory (P2ROM)

DESCRIPTION

The MR27V3202D is a 32Mbit Production Programmed Read-Only Memory (P2ROM) whose configuration can be electrically switched between 2,097,152 word x 16bit and 4,194,304 word x 8 bit. The MR27V3202D operates on a single +3V-3.3V power supply and is TTL compatible. Since the MR27V3202D operates asynchronously, external clocks are not required, making this device easy-to-use. The MR27V3202D is suitable as large-capacity fixed memory for microcomputers and data terminals. It is manufactured using a CMOS double silicon gate technology and is offered in 44-pin SOP or 48-pin TSOP packages.


FEATURES

- 2,097,152 word x 16bit / 4,194,304 word x 8bit electrically switchable configuration
- Single +3V-3.3V power supply
- Access time 120ns access time (Vcc=+3V)
 100ns access time (Vcc=+3.3V)
- Input / Output TTL compatible
- Three-state output
- Packages

44-pin plastic SOP (SOP44-P-600-1.27-K) (Product name : MR27V3202D-xxMA)

48-pin plastic TSOP (TSOP II 48-P-550-0.80-K) (Product name : MR27V3202D-xxTA)

PIN CONFIGURATION (TOP VIEW)




44-pin SOP

48-pin TSOP (II)

PIN NAMES	FUNCTIONS
D15/A-1	Data output / Address input
A0-A20	Address input
D0-D14	Data output
\overline{CE}	Chip enable
\overline{OE}	Output enable
V_{CC}	Power supply voltage
V_{SS}	GND
BYTE	Mode switch
NC	Non connection

BLOCK DIAGRAM



In 8-bit output mode, these pins are three-stated and pin D15 functions as the A-1 address pin.

FUNCTION TABLE

MODE	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{BYTE}}$	V_{CC}	D0 - D7	D8 - D14	D15/A-1
READ (16-Bit)	L	L	H	3.0V to 3.3V	D_{OUT}		
READ (8-Bit)	L	L	L		D_{OUT}	Hi-Z	L/H
OUTPUT DISABLE	L	H	H		Hi-Z		*
			L		Hi-Z		*
STAND-BY	H	*	H	Hi-Z		*	
			L	Hi-Z		*	

*: Don't Care

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	T_{opr}	-	0 to 70	°C
Storage temperature	T_{stg}		-55 to 125	°C
Input voltage	V_I	relative to V_{SS}	-0.5 to $V_{CC} + 0.5$	V
Output voltage	V_O		-0.5 to $V_{CC} + 0.5$	V
Power supply voltage	V_{CC}		-0.5 to 5	V
Power dissipation per package	P_D	-	1.0	W

RECOMMENDED OPERATING CONDITIONS

(Ta=0 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
V_{CC} power supply voltage	V_{CC}	$V_{CC}=2.7V-3.6V$	2.7	-	3.6	V
Input "H" level	V_{IH}		2.2	-	$V_{CC}+0.5^*$	V
Input "L" level	V_{IL}		-0.5**	-	0.6	V

Voltage is relative to V_{SS} * : $V_{CC}+1.5V$ (Max.) when pulse width of overshoot is less than 10nS.

** : -1.5V (Min.) when pulse width of undershoot is less than 10nS.

ELECTRICAL CHARACTERISTICS (Read operation)

DC Characteristics 1

($V_{CC}=3V\pm 0.3V$, $T_a=0$ to $70^{\circ}C$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input leakage current	I_{LI}	$V_I=0$ to V_{CC}	-	-	10	μA
Output leakage current	I_{LO}	$V_O=0$ to V_{CC}	-	-	10	μA
V_{CC} power supply current (Standby)	I_{CCSC}	$\overline{CE}=V_{CC}$	-	-	50	μA
	I_{CCST}	$\overline{CE}=V_{IH}$	-	-	1	mA
V_{CC} power supply current (Read)	I_{CCA}	$\overline{CE}=V_{IL}, \overline{OE}=V_{IH}$ $t_c=120ns$	-	-	35	mA
Input "H" level	V_{IH}	-	2.2	-	$V_{CC}+0.5^*$	V
Input "L" level	V_{IL}	-	-0.5**	-	0.6	V
Output "H" level	V_{OH}	$I_{OH}=-400\mu A$	2.4	-	-	V
Output "L" level	V_{OL}	$I_{OL}=2.1mA$	-	-	0.4	V

Voltage is relative to V_{SS}

* : $V_{CC}+1.5V$ (Max.) when pulse width of overshoot is less than 10nS.

** : -1.5V (Min.) when pulse width of undershoot is less than 10nS.

DC Characteristics 2

($V_{CC}=3.3V\pm 0.3V$, $T_a=0$ to $70^{\circ}C$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input leakage current	I_{LI}	$V_I=0$ to V_{CC}	-	-	10	μA
Output leakage current	I_{LO}	$V_O=0$ to V_{CC}	-	-	10	μA
V_{CC} power supply current (Standby)	I_{CCSC}	$\overline{CE}=V_{CC}$	-	-	50	μA
	I_{CCST}	$\overline{CE}=V_{IH}$	-	-	1	mA
V_{CC} power supply current (Read)	I_{CCA}	$\overline{CE}=V_{IL}, \overline{OE}=V_{IH}$ $t_c=100ns$	-	-	40	mA
Input "H" level	V_{IH}	-	2.2	-	$V_{CC}+0.5^*$	V
Input "L" level	V_{IL}	-	-0.5**	-	0.6	V
Output "H" level	V_{OH}	$I_{OH}=-400\mu A$	2.4	-	-	V
Output "L" level	V_{OL}	$I_{OL}=2.1mA$	-	-	0.4	V

Voltage is relative to V_{SS}

* : $V_{CC}+1.5V$ (Max.) when pulse width of overshoot is less than 10nS.

** : -1.5V (Min.) when pulse width of undershoot is less than 10nS.

AC Characteristics 1(V_{CC}=3V±0.3V, T_a=0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Address cycle time	T _C	-	120	-	ns
Address access time	T _{ACC}	$\overline{CE}=\overline{OE}=V_{IL}$	-	120	ns
\overline{CE} access time	T _{CE}	$\overline{OE}=V_{IL}$	-	120	ns
\overline{OE} access time	T _{OE}	$\overline{CE}=V_{IL}$	-	30	ns
Output disable time	T _{CHZ}	$\overline{OE}=V_{IL}$	0	30	ns
	T _{OHZ}	$\overline{CE}=V_{IL}$	0	20	ns
Output hold time	T _{OH}	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	ns

Measurement conditions


Input signal level	-----	0V/3V
Input timing reference level	-----	0.8V/2.0V
Output load	-----	100pF
Output timing reference level	-----	0.8V/2.0V

AC Characteristics 2(V_{CC}=3.3V±0.3V, T_a=0 to 70°C)



Parameter	Symbol	Condition	Min.	Max.	Unit
Address cycle time	T _C	-	100	-	ns
Address access time	T _{ACC}	$\overline{CE}=\overline{OE}=V_{IL}$	-	100	ns
\overline{CE} access time	T _{CE}	$\overline{OE}=V_{IL}$	-	100	ns
\overline{OE} access time	T _{OE}	$\overline{CE}=V_{IL}$	-	30	ns
Output disable time	T _{CHZ}	$\overline{OE}=V_{IL}$	0	30	ns
	T _{OHZ}	$\overline{CE}=V_{IL}$	0	20	ns
Output hold time	T _{OH}	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	ns

Measurement conditions

Input signal level	-----	0V/3V
Input timing reference level	-----	0.8V/2.0V
Output load	-----	100pF
Output timing reference level	-----	0.8V/2.0V



TIMING CHART (READ CYCLE)

16-Bit Read Mode ($\overline{\text{BYTE}}=\text{V}_{\text{IH}}$)8-Bit Read Mode ($\overline{\text{BYTE}}=\text{V}_{\text{IL}}$)

PIN Capacitance(V_{CC}=3.3V, T_a=25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input	C _{IN1}	V _I =0V	-	-	8	pF
$\overline{\text{BYTE}}$	C _{IN2}		-	-	120	
Output	C _{OUT}	V _O =0V	-	-	10	