
8-Bit Latches/Registers with Readback-Advanced CMOS-TTL Compatible 74ACT794 74ACT793

Features/Benefits

- I/O port configuration enables output data back onto input bus
- Low quiescent supply current of < 10 μ A (typical)
- Eighth bits matches byte boundaries
- Ideal for microprocessor interface
- Wide commercial operating supply and temperature ranges 4.5 V to 5.5 V; -40°C to + 85°C

Description

These 8-bit latches/registers are useful for I/O operations on a microprocessor bus. An image of the output data can be read back by the CPU. This operation is important in control algorithms which make decisions based on the previous status of output controls. Rather than storing a redundant copy of the output data in memory, simply reading the register as an I/O port allows the data to be retrieved from where it has been stored in an ACT793/4, for verification and/or updating.



The data is loaded in the registers on the low-to-high transition of the clock (CK), for the ACT794. The data is passed through the ACT793 when the gate, (G), is High, and it is "latched" when G changes to Low. The output enable, \overline{OE} is used to enable data on D7-D0. When OE is low the output of the latches/registers is enabled on D0-D7, enabling D as an outut bus so that the host can perform a read operation. When $\overline{\text{OE}}$ is High, D7-D0 are inputs to the latches/registers configuring D as an input bus.

The output drive of these commercial parts for any output pin is 101 = 12 mA.

'ACT793 Function Table


G	ŌE	Q	D
L L H [†]	L H L	ο ₀ ο ₀ ο	Output, Q Input Output, Q* Input

- * In this case the output of the latch feeds the input, and a "race"
- ** Q₀ represents the previous "latched" state.
- † This transition is not a normal mode of operation and may produce hazards

Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	TYPE	TECH
74ACT793	N,J	Com	Non-	Latch	CMOS
74ACT794	N,J	Com	invert	Register	CIVICO

Logic Symbols



'ACT794 Function Table

СК	ŌĒ	Q	D
Lor Hor Lor Hor Lor Hor	L	Q ₀	Output, Q
	H	Q ₀	Input
	L	Q ₀	Output, Q*
	H	D	Input

In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q₀.



13

Absolute Maximum Ratings

Supply voltage, V _{CC} 0.5 V to 7.0 V
DC input voltage, V ₁ -0.5 V to V _{CC} +0.5 V
DC output voltage Vo
DC output voltage, VO
DC output source/sink current per output pin, to ±35 mA
+100 mA
mpar alode current, IJK.
V ₁ < 0
VI - VCC
Output diode current, IOK:
V _O <020 mA
VO >VCC -20 mA
VO > VCC
Storage temperature -65°C to +150°C

Operating Conditions

SYMBOL	PARAMETER Supply voltage Operating free-air temperature		MIN	COMMERCIAL TYP	MAX	UNIT
v _{cc}			4.5	5	5.5	V
T _A			-40		85	°C
4	Width of Clock/Gate	High	15	· · · · · · · · · · · · · · · · · · ·	340	_
^t w	Width of Clock/Gate	Low	15			ns
	Setup time	'ACT793	81			
t _{su}		'ACT794	251			1
	Hold time	'ACT793	81			ns
^t h		'ACT794	Ot			
t _r	Input rise time at V _I = 4.5 V		0		500	ns
t _f	Input fall time at V ₁ = 4.5 V	700	0		500	ns
ЮН	High-level output current				-6	mA
loL	Low-level output current	,	1		12	mA

¹ The arrows indicates the transition of the clock/gate input used for reference. 1 for the low-to-high transitions, 1 for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	COMMERCIAL TYP	MAX	UNIT
VIL	Low-level input voltage					0.8	V
v_{IH}	High-level input voltage			2			v
^J IN	Input current	V _{CC} = MAX	V _I = V _{CC} or GND			±1.0	μА
VOL	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN	I _{OL} = 20 μA			0.1	<u> </u>
			I _{OL} = 6 mA			0.37	V
			I _{OL} ≈ 12 mA			0.4	
Vari	High loval author voltage	V _{CC} = MIN	I _{OH} = -20 μA	3.4		-	
VOH	High-level output voltage	V _{IL} = MAX V _{IH} = MIN	IOH = -6 mA	2.4			V
^I oz	Off-state output current	V _{CC} = MAX	V _O = V _{CC} or GND			±30	μΑ
lcc	Quiescent supply current	V _{CC} = MAX	V _I = V _{CC} or GND		······································	80	μА

Switching Characteristics for 'ACT793


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	MIN	COMMERCIAL	MAX	UNIT	
						40	
^t PLH	Data to output delay				40	ns	
^t PHL_		C _L = 50 pF			40	1	
t _{PLH_}	Gate to output delay				40	ns	
t _{PHL}			-		30	+	
^t PZL	Output enable delay†				30	ns	
tPZH	Output enable delay	R _L = 1 K Ω C _L = 50 pF					
t _{PLZ}	Output disable delayt	C _L = 50 pF			33	ns	
t _{PHZ}					33		

[†] For the 'ACT793, G should remain LOW during these tests.


Switching Characteristics for 'ACT794

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	MIN	COMMERCIAL	MAX	UNIT
					40	
^t PLH_	Clock to output delay	C _L = 50 pF			40	ns
t _{PHL}					30	ļ
^t PZL	Output enable delay				30	กร
^t PZH		R _L = 1 K Ω				├
t _{PLZ}	Output disable delay	C _L = 50 pF			30	ns
t _{PHZ}					30	

'ACT793 Timing Diagrams




'ACT794 Timing Diagrams




The case when gate is HIGH and data flows through the part is specified as Data to Output delay in the Switching Characteristics table. (V_T = 1.3V)

Enable/Disable Waveforms



Standard Test Load



Notes 1. C_L includes probbe and jig capacitance.

2. When measuring tp_Z and tp_Z, S_1 is tied to V_CC. When measuring tpHz and tpZH, S_1 is tied to ground.


When measuring propagation delay times of three-state outputs, S_1 is open, i.e., not connected to V_{CC} or ground.

Waveform 1 is for an output with internal conditions such that the output is Low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is High except when disabled by the output control.

- 4. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- 5. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $t_{f} \leq$ 5 ns, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 7 ns.

Typical I_{CC} vs Frequency



13