

2.5V 16-Bit Universal Bus Driver with 3-State Outputs

Product Features

- PI74AVC+16334 is designed for low-voltage operation, $V_{\rm CC}\!=\!1.65V$ to 3.6V
- True ±24mA Balanced Drive @ 3.3V
- · Compatible with Philips and T.I. AVC Logic family
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant inputs and outputs
- Meets PC133 SDRAM Registered DIMM specifications
- All outputs contain a patented DDC (Dynamic Drive Control) circuit that reduces noise without degrading propagation delay
- Industrial operation: –40°C to +85°C
- · Available Packages:
 - -48-pin 240-mil wide plastic TSSOP (A)
 - -48-pin 173-mil wide plastic TVSOP (K)

Product Description


Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The 16-bit PI74AVC+16334 universal bus driver is designed for $2.3 V \times 0.3.6 V \times 0.00 = 0.00 \times 0.00 = 0.00 \times 0.00 \times 0.00 = 0.00 \times 0.00$

Data flow from A to Y is controlled by Output Enable (\overline{OE}) . The device operates in the transparent mode when LE is LOW. When \overline{LE} is HIGH, the A data is latched if CLK is held at a high or low logic level. If \overline{LE} is HIGH, the A-data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is HIGH, the outputs are in the high-impedance state.

 \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Logic Block Diagram





Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.)


Supply voltage range, V _{CC} –0.5V to +4.6V
Input voltage range, V_I $-0.5V$ to $+4.6V$
Voltage range applied to any output in the
high-impedance or power-off state, $V_0^{(1)}$ 0.5V to +4.6V
Voltage range applied to any output in the
high or low state, $V_O^{(1,2)}$ 0.5V to V_{CC} +0.5V
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, $I_{OK}(V_O \le 0)$ 50mA
Continuous output current, IO±50mA
Continuous current through each V _{CC} or GND±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$: package A
package K48°C/W
Storage Temperature range, T _{stg} 65°C to 150°C

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Product Pin Configuration



Product Pin Description

Pin Name	Description				
ŌĒ	Output Enable Input (Active LOW)				
IE	Latch Enable (Active LOW)				
CLK	Clock Input				
A	Data Input				
Y	Data Output				
GND	Ground				
V _{CC}	Power				

Truth Table⁽¹⁾

	Inputs									
xŌE	LE	CLK	A	Y						
Н	X	X	X	Z						
L	L	X	L	L						
L	L	X	Н	Н						
L	Н	1	L	L						
L	Н	1	Н	Н						
L	Н	L or H	X	Yo ⁽²⁾						

Notes:

- 1. H = High Signal Level
 - L = Low Signal Level
 - \uparrow = Transition LOW-to-HIGH
 - X = Don't Care or Irrelevant
 - Z = High Impedance
- 2. Output level before the indicated steady-state input conditions were established.



$\textbf{Recommended Operating Conditions}^{(1)}$

		Min.	Max.	Units	
V Cumh. Valtaga	Operating	1.4	3.6		
V _{CC} Supply Voltage	Data retention only	1.2			
	$V_{CC} = 1.2V$	V_{CC}			
***	$V_{CC} = 1.4V \text{ to } 1.6V$	0.65 x V _{CC}			
V _{IH} High-level Input Voltage	$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}			
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7			
	$V_{\rm CC} = 3V$ to 3.6V	2			
	$V_{CC} = 1.2V$		GND	V	
	$V_{\rm CC} = 1.4 \text{V to } 1.6 \text{V}$		0.35 x V _{CC}		
V _{IL} Low-level Input Voltage	$V_{\rm CC} = 1.65 \text{V to } 1.95 \text{V}$		0.35 x V _{CC}		
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7		
	$V_{\rm CC} = 3V$ to 3.6V		0.8		
V _I Input Voltage	·	0	3.6		
V. O. W.	Active State	0	V _{CC}		
V _O Output Voltage	3-State	0	3.6		
	$V_{CC} = 1.4V \text{ to } 1.6V$		- 4		
I II'ah lawal autout awaat	$V_{CC} = 1.65 V \text{ to } 1.95 V$		- 6		
I _{OHS} High-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		- 12		
	$V_{\rm CC} = 3V$ to 3.6V		- 24	A	
	$V_{CC} = 1.4V \text{ to } 1.6V$		4	mA	
I I am land artest assessed	$V_{\rm CC} = 1.65 \text{V to } 1.95 \text{V}$		6		
I _{OLS} Low-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		12		
	$V_{\rm CC} = 3V$ to 3.6V		24		
ΔtΔv Input transition rise or fall rate	$V_{CC} = 1.4 V \text{ to } 3.6 V$		5	ns/V	
T _A Operating free-air temperature		-40	85	°C	

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over Operating Range, $T_A = -40$ °C +85°C)

P	Parameters	Test Conditions(1)	V _{CC}	Min.	Тур.	Max.	Units
		$I_{\rm OH} = -100 \mu A$	1.4V to 3.6V	V _{CC} -0.2V			
		$I_{OHS} = -4mA \qquad V_{IH} = 0.91V$	1.4V	1.05			
	V_{OH}	$I_{OHS} = -6mA \qquad V_{IH} = 1.07V$	1.65V	1.2			
		$I_{OHS} = -12\text{mA} \qquad V_{IH} = 1.7\text{V}$	2.3V	1.75			
		$I_{OHS} = -24 \text{mA}$ $V_{IH} = 2V$	3V	2.0			$_{ m V}$
		$I_{OLS} = 100 \mu A$	1.4V to 3.6V			0.2]
		$I_{OLS} = 4mA \qquad V_{IL} = 0.49V$	1.4V			0.4	
	$ m V_{OL}$	$I_{OLS} = 6mA \qquad V_{IL} = 0.57V$	1.65V			0.45	
		$I_{OLS} = 12 \text{mA}$ $V_{IL} = 0.7 \text{V}$	2.3V			0.55	
		$I_{OLS} = 24 \text{mA}$ $V_{IL} = 0.8 \text{V}$	3V			0.8	
	I_{I}	$V_{\rm I} = V_{\rm CC}$ or GND	3.6V			±2.5	
	I_{OFF}	$V_{\rm I}$ or $V_{\rm O} = 3.6 V$	0			±10	
	I_{OZ}	$V_{\rm O} = V_{\rm CC}$ or GND	3.6V			±10	μΑ
	I_{CC}	$V_I = V_{CC}$ or GND $I_O = 0$	3.6V			40	
	Control Imputs		2.5V		3.5		
	Control Inputs	V - V or CND	3.3V		3.5		
	C _I	$V_{\rm I} = V_{\rm CC}$ or GND	2.5V		6		P.
	Data Inputs		3.3V		6		- pF
	Outmate	W - W an CND	2.5V		6.5		
C_{O}	Outputs	$V_{\rm O} = V_{\rm CC}$ or GND	3.3V		6.5		

Note:

^{1.} Typical values are measured at $T_A = 25$ °C.



Operating Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

			V _{CC} =	: 1.2V		= 1.5V .1V		= 1.8V .15V		= 2.5V 0.2V	V _{CC} = ± 0		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{clock} Clock	Frequency							150		150		150	MHz
t _w Pulse	IE low						3.3		3.3		3.3		
Duration	Duration CLK high or low						3.3		3.3		3.3		
_	Data before CLK↑		1		0.8		0.7		0.7		0.7		
t _{su} Setup Time	Data	CLK high	1.5		1.4		0.9		0.9		0.9		
THIC	before <u>TE</u> ↑	CLK low	2.7		1.6		1.2		1		1		ns
t _h Hold Time	Data after CLK		1.3		1.1		0.9		0.8		0.7		
t _h Hold	Data after LE ↑	CLK high	2.2		1.9		1.7		1.5		1.5		
Time	Data after LET	CLK low	2.4		1.8		1.6		1.4		1.3		

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)


	From (Input)	To (Output)	$V_{CC} = 1.2V$	V _{CC} = ± 0	= 1.5V .1V		= 1.8V .15V	V _{CC} = ± 0.		V _{CC} = ± 0		
Parameter	(Imput)	(Output)	Тур.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
f _{max}						150		150		150		MHz
	A		5.3	1.2	6.2	1.5	4.9	1	3.2	0.9	2.5	
t_{pd}	ĪĒ		7	2.2	9.7	1.8	7.5	1.5	4.9	0.8	4	
	CLK	Y	6	1.9	7.8	1.6	6	1.1	3.7	1	3.1	ns
t _{en}	ŌĒ		7.9	2.4	10.2	1.6	8.8	1.5	6.7	1	6.2	
t _{dis}	ŌĒ		7.7	2.1	10.3	1.5	8.4	1.2	5.3	1	5.3	

Operating Characteristics, T_A=25°C


Parameters		Test Conditions	$V_{CC} = 1.8V$ $\pm 0.15V$	$V_{CC} = 2.5V$ $\pm 0.2V$	$V_{CC} = 3.3V$ $\pm 0.3V$	Units
	Conditions	Typical	Typical	Typical		
C. Dayyan Dissination Conscitance	Outputs Enabled	$C_L = 0 pF$,	45	48	52	рF
C _{pd} Power Dissipation Capacitance	Outputs Disabled	f= 10 MHz	23	25	28	рг




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V$ and $1.5V \pm 0.1V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




$\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




$\begin{array}{ccc} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.


8

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}


PS8525 12/10/01





PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$













Voltage Waveforms Pulse Duration



Voltage Waveforms **Propagation Delay Times**



Voltage Waveforms **Enable and Disable Times**

Figure 4. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.


9

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}


12/10/01



Packaging Mechanical - 48-pin TSSOP (A-package)



Packaging Mechanical - 48-pin TVSOP (TSSOP) (K-package)



Ordering Information

Part	Description
PI74AVC+16334A	48-pin, 240-mil wide plastic TSSOP
PI74AVC+16334K	48-pin, 173-mil wide plastic TVSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

PS8525 12/10/01