



ADVANCE INFORMATION


PI74ALVTC16260

2.5V 12-Bit to 24-Bit Multiplexed D-Type Latch with 3-State Outputs

Product Features

- PI74ALVTC16260 is designed for low voltage operation,
V_{DD}=1.65V to 3.6V
 - Supports Live Insertion
 - 3.6V I/O Tolerant Inputs and Outputs
 - Bus Hold
 - High Drive, -32/64mA @ 3.3V
 - Uses patented noise reduction circuitry
 - Power-off high impedance inputs and outputs
 - Industrial operation at -40°C to +85°C
 - Packages available:
 - 56-pin 240-mil wide plastic TSSOP (A56)
 - 56-pin 173-mil wide plastic TVSOP (K56)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74ALVTC series of logic circuits are produced using the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.

The PI74ALVTC16260 is a 12-bit-to-24-bit multiplexed D-type latch designed for 1.65V to 3.6 V_{DD} operation. It is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single data path.

Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is HIGH, the latch is transparent. When the latch-enable input goes LOW, the data present at the inputs is latched and remains latched until the latch-enable input is returned HIGH.

To ensure the high-impedance state during power up or power down, OE should be tied to VDD through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.

The family offers both I/O Tolerant, which allows it to operate in mixed 1.65/3.6V systems, and “Bus Hold,” which retains the data input’s last state preventing “floating” inputs and eliminating the need for pullup/down resistors.



ADVANCE INFORMATION


PI74ALVTC16260

2.5V 12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

Product Pin Description

Pin Name	Description
\overline{OE}	Output Enable Input (Active LOW)
SEL	Select
LE	Latch Enable
A _{1B,2B}	Data Inputs
A _{1B,2B}	3-State Outputs
GND	Ground
V _{DD}	Power

Product Pin Configuration



Truth Tables⁽¹⁾

B to A ($\overline{OEB} = H$)

Inputs						Output A
1B	2B	SEL	LE1B	LE2B	\overline{OEA}	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A0
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A0
X	X	X	X	X	H	Z

A to B ($\overline{OEA} = H$)

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{OE1B}$	$\overline{OE2B}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B0
L	H	L	L	L	L	2B0
H	L	H	L	L	1B0	H
L	L	H	L	L	1B0	L
X	L	L	L	L	1B0	2B0
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

Note:

1. H=High Signal Level
- L=Low Signal Level
- X=Irrelevant
- Z=High Impedance



ADVANCE INFORMATION

PI74ALVTC16260

2.5V 12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage Range, V _{DD}	-0.5V to 4.6V
Input Voltage Range, V _I	-0.5V to 4.6V
Output Voltage Range, V _O (3-Stated)	-0.5V to 4.6V
Output Voltage Range, V _O ⁽¹⁾ (Active)	-0.5V to V _{DD} + 0.5V
DC Input Diode Current (I _{IK}) V _I < 0V	-50mA
DC Output Diode Current (I _{OK})	
V _O < 0V	-50mA
V _O > V _{DD}	±50mA
DC Output Source/Sink Current (I _{OH} /I _{OL})	-4/128mA
DC V _{DD} or GND Current per Supply Pin (I _{CC} or GND)	±100mA
Storage Temperature Range, T _{stg}	-65°C to 150°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions⁽²⁾

			Min.	Max.	Units
V _{DD}	Supply voltage	Operating	1.65	3.6	V
		Data Retention Only	1.2	3.6	
V _{IH}	High-level input voltage	V _{DD} = 2.7V to 3.6V	2.0		
V _{IL}	Low-level input voltage	V _{DD} = 2.7V to 3.6V		0.8	
V _I	Input voltage		-0.3	3.6	
V _O	Output voltage	Active State	0	V _{DD}	mA
		Off State	0	3.6	
	Output current in I _{OH} /I _{OL}	V _{DD} = 3.0V to 3.6V V _{DD} = 3.0V to 3.6V V _{DD} = 2.3V to 2.7V V _{DD} = 1.65V to 1.95V		-32/64 ±24 ±18 ±6	
Δt/Δv	Input transition rise or fall rate ⁽³⁾		0	10	ns/V
T _A	Operating free-air temperature		-40	85	C

Notes:

1. Absolute maximum of I_O must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 3 As measured between 0.8V and 2.0V, V_{DD}=3.0V.



ADVANCE INFORMATION

PI74ALVTC16260

**2.5V 12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs**

Electrical Characteristics over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

DC Characteristics (2.7V < V_{DD} ≤ 3.6V)

	Parameter	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IK}	Input Clamp Diode	I _{IK} = -18mA	3.0			-1.2	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100µA	2.7 - 3.6	V _{DD} - 0.2			
		I _{OH} = -12mA	2.7	2.2			
		I _{OH} = -18mA	3.0	2.4			
		I _{OH} = -24mA		2.2			
		I _{OH} = -32mA		2.0			
V _{OL}	LOW Level Output Voltage	I _{OL} = 100µA	2.7 - 3.6			0.2	
		I _{OL} = 12mA	2.7			0.4	
		I _{OL} = 18mA	3.0			0.4	
		I _{OL} = 24mA				0.45	
		I _{OL} = 32mA				0.5	
		I _{OL} = 64mA				0.55	
I _I	Input Leakage Current	V _I = V _{DD} , or GND	3.6			±5.0	
I _{OZ}	3-State Output Leakage	V _O = 3.6V	2.7			±10	
I _{OFF}	Power-OFF Leakage Current	V _I or V _O ≤ 3.6V	0			10	
I _{HOLD}	Bus Hold Current A or B Outputs	V _I = 0.8V	3.0	75			
		V _I = 2.0V		-75			
I _{DD}	Quiescent Supply Current	V _I = 0 to 3.6V	3.6			±500	
		V _I = V _{DD} or GND	2.7 - 3.6			50	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V				±50	
		V _{IH} = V _{DD} - 0.6V, Other inputs at V _{DD} or Gnd				400	

V

µA


Electrical Characteristics over Recommended Operating Free-Air Temperature Range

(unless otherwise noted; continued from previous page)

DC Characteristics (2.3V ≤ V_{DD} ≤ 2.7V)

Description	Parameters	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IK}	Input Clamp Diode	I _{IK} = -18mA	2.3			-1.2	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100µA	2.3 - 2.7	V _{DD} - 0.2			V
		I _{OH} = -12mA	2.3	1.8			
		I _{OH} = -18mA		1.7			
V _{OL}	LOW Level Output Voltage	I _{OL} = 100µA	2.3 - 2.7			0.2	
		I _{OL} = 12mA	2.3			0.4	
		I _{OL} = 18mA				0.5	
		I _{OL} = 24mA				0.55	
I _I	Input Leakage Current	V _I = V _{DD} or GND	2.7			±5.0	µA
I _{OZ}	3-State Output Leakage	V _O = 3.6V	2.3			±10	
I _{OFF}	Power-OFF Leakage Current	V _I or V _O ≤ 3.6V	0			10	
I _{HOLD} ⁽¹⁾	Bus Hold Current A or B Outputs	V _I = 0.7V	2.5		90		µA
		V _I = 1.7V			-90		
I _{DD}	Quiescent Supply Current	V _I = V _{DD} or GND	2.3 - 2.7			40	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V				±40	
ΔI _{DD}	Increase in I _{DD} per input	V _{IH} = V _{DD} - 0.6V, Inputs at V _{DD} or Gnd				400	

Note:

1. Not Guaranteed



ADVANCE INFORMATION

PI74ALVTC16260
2.5V 12-Bit To 24-Bit Multiplexed
D-Type Latch with 3-State Outputs**Electrical Characteristics over Recommended Operating Free-Air Temperature Range**
(unless otherwise noted; continued from previous page)**DC Characteristics ($1.65V \leq V_{DD} \leq 1.95V$)**

Description	Parameters	Conditions	V _{DD}	Min.	Typ.	Max.	Units
V _{IK}	Input Clamp Diode	I _{IK} = -18mA	1.65			-1.2	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100µA	1.65-1.95	V _{DD} -0.2			
		I _{OH} = -6mA		1.4			
V _{OL}	LOW Level Output Voltage	I _{OL} = 100µA	1.65			0.2	
		I _{OL} = 6mA				0.3	
I _I	Input Leakage Current	V _I = V _{DD} or GND	1.95			±5.0	µA
I _{OZ}	3-State Output Leakage	V _O = 3.6V	1.65			±10	
I _{OFF}	Power-OFF Leakage Current	V _I = V _O ≤ 3.6V	0			10	
I _{HOLD⁽¹⁾}	Bus Hold Current A or B Outputs	V _I = 0.4	1.65		50		
		V _I = 1.3			-50		
I _{DD}	Quiescent Supply Current	V _I = V _{DD} or GND	1.65-1.95			20	
		V _{DD} ≤ (V _I , V _O) ≤ 3.6V				±20	
ΔI _{DD}	Increase in I _{DD} per input	V _I = V _{DD} -06V, Other inputs at V _{DD} or Gnd				400	

Note:

1. Not Guaranteed


Timing Requirements over recommended operating free-air temperature range
(unless otherwise noted, see Figure 1 thru 4)

		$V_{DD} = 1.8V \pm 0.15V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 3.3V \pm 0.3V$		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B High			3.3		3.3		ns
t_{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B			1.0		1.0		
t_h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B			1.0		1.0		

Switching Requirements over recommended operating free-air temperature range
(unless otherwise noted, see Figure 1 thru 4)


Parameter	From (Input)	To (Output)	$V_{DD} = 1.8V \pm 0.15V$		$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 3.3V \pm 0.3V$		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
t_{pd}	A or B	B or A			1.0	5.3	1.0	4.6	ns
	LE	A or B			1.1	6.0	1.1	4.6	
	\overline{SEL}	A			1.6	4.5	1.6	3.4	
t_{en}	\overline{OE}	A or B			1.6	5.0	1.6	4.0	
t_{dis}	\overline{OE}	A or B			2.2	6.5	2.2	5.0	

Operating Characteristics, $T_A = 25^\circ C$


Parameter		Test Conditions	$V_{DD} = 2.5V \pm 0.2V$		$V_{DD} = 3.3V \pm 0.3V$		Units
			Typical				
C_{pd} Power Dissipation Capacitance	Outputs Enabled	$C_L = 50pF$, $f = 10 MHz$	TBD		TBD		pF
	Outputs Disabled		TBD		TBD		

Test Circuits and Switching Waveforms

Parameter Measurement Information ($V_{DD} = 1.65V - 3.6V$)



Setup, Hold, and Release Timing




Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_r \leq 2ns$, $t_f \leq 2ns$, **measured from 10% to 90%, unless otherwise specified.**
- The outputs are measured one at a time with one transition per measurement.


Switch Position

Test	S1
t_{PD}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{DD}$
t_{PHZ}/t_{PZH}	GND

Pulse Width



Propagation Delay



Enable Disable Timing

