

TC74HC113AP/AF

DUAL J-K FLIP FLOP WITH PRESET

The TC74HC113A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


In accordance with the logic level applied to the J and K inputs, the outputs change state on the negative going transition of the clock pulse.

PRESET is independent of the clock and is accomplished by a low logic level on the input.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MHz} = 71 \text{MHz (Typ.) at } V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 2 \mu\text{A (Max.) at } T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA (Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC} \text{ (opr.)} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS113



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
\overline{PR}	J	K	\overline{CK}	Q	\overline{Q}	
L	X	X	X	H	L	PRESET
H	L	L		Q _n	\overline{Q}_n	NO CHANGE
H	L	H		L	H	-
H	H	L		H	L	-
H	H	H		\overline{Q}_n	Q _n	TOGGLE
H	X	X		Q _n	\overline{Q}_n	NO CHANGE

X : Don't care

IEC LOGIC SYMBOL



TC74HC113AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OCT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500($V_{CC} = 4.5\text{V}$)	
		0 ~ 400($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = -5.2\text{mA}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18	0.26	-	0.33					
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.		

TC74HC113AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40 \sim 85^\circ C$		UNIT
			V_{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	$t_{W(L)}$		2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Pulse Width (\overline{PR})	$t_{W(L)}$		2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Set-up Time	t_s		2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Hold Time	t_h		2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Minimum Removal Time	t_{rem}		2.0	-	5	5		
			4.5	-	5	5		
			6.0	-	5	5		
Clock Frequency	f		2.0	-	8	6		MHz
			4.5	-	40	32		
			6.0	-	47	38		

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		-	6	12	ns
Propagation Delay Time (CLOCK-Q, \overline{Q})	t_{PLH} t_{PHL}		-	13	21	
Propagation Delay Time (\overline{PR} -Q, \overline{Q})	t_{PLH} t_{PHL}		-	13	21	
Maximum Clock Frequency	f_{MAX}		43	71	-	MHz

AC ELECTRICAL CHARACTERISTICS ($C_L=50pF, Input t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40 \sim 85^\circ C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK-Q, \overline{Q})	t_{PLH} t_{PHL}		2.0	-	46	125	-	155	
			4.5	-	16	25	-	31	
			6.0	-	12	21	-	26	
Propagation Delay Time (\overline{PR} -Q, \overline{Q})	t_{PLH} t_{PHL}		2.0	-	48	125	-	155	
			4.5	-	16	25	-	31	
			6.0	-	13	21	-	26	
Maximum Clock Frequency	f_{MAX}		2.0	8	16	-	6	-	MHz
			4.5	40	63	-	32	-	
			6.0	47	79	-	38	-	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		-	32	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per F/F})$$

TC74HC113AP/AF

SYSTEM DIAGRAM

