ADVANCE INFORMATION

Connection Diagrams

23 -- CPBA

22 -SBA

13

•Во Β, ·B₂

TL/F/10674-3



54FCT/74FCT646 Octal Transceiver/Register with TRI-STATE® Outputs

General Description

The 'FCT646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOWto-HIGH transition of the appropriate clock pin (CPAB or

FACTIM FCT utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.

FACT FCT features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- NSC 54FCT/74FCT646 is pin and functionally equivaient to IDT 54FCT/74FCT646
- Independent registers for A and B buses multiplexed real time and stored time


SAR-DIR

- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- IOI = 64 mA (Com), 48 mA (Mil)
- CMOS power levels
- 4 kV minimum ESD immunity
- Military product compliant to MIL-STD-883

Logic Symbols

Pin Assignment IEEE/IEC for DIP, Flatpak and SOIC CPAR





CPBA —	> 04	
SBA	G5	
CPAB-	> C6	
SAB	G7	
₩	∑1 5 40 5 1 60 7 ≥1 2 ∇	}
A₁ - → → - - - 	1 7	# # # # # # # # # # # # # # # # # # #
A ₂ -++		→ • • • • • • • • • • • • • • • • • • •
A3		₽3
4		₩,
45 45 <u>1</u> 4		₩ 85
40 -40 P		₩,
A7 - 4 > - 4		4 → 4 → 8 ₇

Pin Assignment for LCC and PCC			
,	A ₅ A ₄ A ₃ NC A ₂ A ₁ A ₀ 11 TO 9 B 7 B 5		
A 13	(4) DiR (3) SAB (2) CPAB (4) Di NC (5) M Voc (4) CPBA (5) SBA		
	19 20 21 22 23 24 23 84 83 82 NC 81 80 G		

Pin Names Description $A_0 - A_7$ Data Register A Inputs Data Register A Outputs B₀-B₇ Data Register B Inputs Data Register B Outputs CPAB, CPBA Clock Pulse Inputs SAB, SBA Transmit/Receive Inputs G Output Enable Input DIR **Direction Control Input**

TL/F/10674-4