4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5408A is 4,194,304-bit CMOS static RAM organized as 524,288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology.

The use of thin film transistor (TFT) load cells and CMOS periphery results in a high density and low power static RAM. The M5M5408A is designed for memory applications where the high performance, high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408A is offered in a 32-pin plastic small outline package (SOP) and a 32-pin thin small outline package (TSOP), providing high board level packing densities. Two types of TSOP packages are available, M5M5408ATP(normal lead bend type package) and M5M5408ART (reverse lead bend type package). Using both two types makes it easy to design a printed circuit board.

FEATURES


_	Access time	Power supply current			
Type time (max)	Active (max)	Stand-by (max)			
M5M5408AFP,TP,RT-70L-I	70ns	90mA	200μA		
M5M5408AFP,TP,RT-10L-I	100ns		(Vcc=5.5v)		
M5M5408AFP,TP,RT-70LL-I	70ns	(Vcc=5.5V)	40μΑ		
M5M5408AFP,TP,RT-10LL-I	100ns		(Vcc=5.5v)		

- Single +5V power supply
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion and power down by \overline{S}
- Data retention supply voltage=+2.0V
- Three-state outputs: OR-tie capability
- OE prevents data contention in the I/O bus
- Common Data I/O
- Small stand-by current......0.4µA(typ.)
- Package

M5M5408AFP: 32 pin 525 mil SOP M5M5408ATP: 32 pin 400 mil TSOP(II) M5M5408ART: 32 pin 400 mil TSOP(II)

APPLICATION

Small capacity memory units, IC card, Battery operating system, asynchronous server system



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5408A is determined by a combination of the device control inputs \overline{S} , \overline{W} and \overline{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} or \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level,the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is


eliminated.

A read cycle is executed by setting W at a high level and OE at a low level while S are in an active state(S=L).

When setting \overline{S} at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

s	\overline{W}	ŌE	Mode	DQ	Icc
Н	Х	Х	Non selection	High-impedance	Standby
L	L	Х	Write	Dın	Active
L	Н	L	Read	D _{OUT}	Active
L	Н	Н		High-impedance	Active





4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
Vcc	Supply voltage		-0.3~ 7	V
Vı	Input voltage	With respect to GND	-0.3*~ Vcc+0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta=25°C	700	mW
Topr	Operating temperature		-40 ~ 85	°C
T _{stg}	Storage temperature		-65 ~150	°C

^{* -3.0}V in case of AC (Pulse width 30ns)

ELECTRICAL CHARACTERISTICS (Ta= -40~85°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Conditions			Limits			Units
Symbol	Farameter	Conditions			Min	Тур	Max	Ullits
V _{IH}	High-level input voltage				2.2		Vcc+0.3	V
V _{IL}	Low-level input voltage				-0.3*		0.8	V
Vou	Lligh lovel output voltage	I _{OH} =-1mA			2.4			V
VOH	High-level output voltage	I _{OH} =-0.1mA			Vcc-0.5			, v
Vol	Low-level output voltage	I _{OL} =2mA					0.4	V
Ιį	Input leakage current	V _I =0~Vcc				±1	μA	
I _O	Output leakage current	S=Vih,OE=Vih,Vi/o=0~Vcc				±1	μA	
	Active supply current	S 0.2V		Minimum cycle		50	80	
I CC1	(AC,MOS level)	Other inputs 0.2V or Vcc-0.3 Output-open (duty 100%)	2V	1MHz		25	30	- mA
Icca	Active supply current	S=VIL ,W=VIH		Minimum cycle		60	90	- mA
1002	(AC,TTL level)	Other inputs=V _{IH} or V _{IL} Output-open (duty 100%)		1MHz		30	40	IIIA
1	Stand by aupply aurrent	S Vcc-0.2V	FP,V	P,RT-L			200	μΑ
I CC3	WIH High-level input voltage WIL Low-level input voltage WOH High-level output voltage WOL Low-level output voltage Input leakage current Output leakage current (AC,MOS level) Active supply current (AC,TTL level) Stand by supply current	Other inputs=0 ~Vcc	FP,VP,RT-LL			1.0	40	μA
I _{CC4}	Stand by supply current	S=V _{IH} ,Other inputs=0 ~Vcc					3	mA

^{* -3.0}V in case of AC (Pulse width 30ns)

CAPACITANCE (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

0		0 155		Llusida		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
Ci	Input capacitance (Ta=25°C)	V _I =GND, V _i =25mVrms,f=1MHz			6	pF
Со	Output capacitance (Ta=25°C)	V _O =GND, V ₀ =25mVrms,f=1MHz			8	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

Note 3: Ci, Co are periodically sampled and are not 100% tested.



Note 2: Typical value is Vcc=5V,Ta=25°C

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

READ CYCLE

			Limits				
Symbol			M5M5408FP,TP, RT-70L-I,-70LL-I		M5M5408FP,TP, RT-10L-I,-10LL-I		
		Min	Max	Min	Max		
t CR	Read cycle time	70		100		ns	
ta(A)	Address access time		70		100	ns	
ta(s)	Chip select access time		70		100	ns	
ta(OE)	Output enable access time		35		50	ns	
tdis(S)	Output disable time after \overline{S} high		25		35	ns	
tdis(OE)	Output disable time after OE high		25		35	ns	
ten (S)	Output enable time after S low	10		10		ns	
ten (OE)	Output enable time after OE low	5		5		ns	
tv(A)	Data valid time after address	10		10		ns	


TIMING REQUIREMENTS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

WRITE CYCLE

			Limits				
Symbol	Parameter	M5M540 RT-70L-		M5M540 RT-10L-I	8FP,TP, ,-10LL-I	Units	
		Min	Max	Min	Max		
t _{CW}	Write cycle time	70		100		ns	
tw(W)	Write pulse width	50		60		ns	
tsu (A)	Address set up time	0		0		ns	
tsu(A-WH)	Address set up time with respect to \overline{W} high	60		80		ns	
tsu(S)	Chip select set up time	60		80		ns	
tsu (D)	Data set up time	30		35		ns	
th (D)	Data hold time	0		0		ns	
trec(W)	Write recovery time	0		0		ns	
tdis (W)	Output disable time after W low		25		35	ns	
tdis (OE)	Output disable time after OE high		25		35	ns	
ten (W)	Output enable time after W high	5		5		ns	
ten (OE)	Output enable time after OE low	5		5		ns	

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAMS




Write cycle (W control mode) tcw A_{0~18} tsu(S) $\overline{\mathsf{s}}$ (Note4) (Note4) tsu (A-WH) OE tw (W) tsu (A) trec (W) $\overline{\mathbf{W}}$ tsu (D) th (D) DATA IN DQ1~8 (Din) ten (OE) tdis (w) tdis (OE) ten (W) DQ1~8

(Dout)

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (S control mode)



MEASUREMENT CONDITIONS

 $\label{eq:local_put_pulse} \begin{tabular}{ll} Input pulse & \cdots & $V_{IH}=2.4V, \ V_{IL}=0.6V \\ Input rise time and fall time & \cdots & 5ns \\ Reference level & \cdots & $V_{OH}=V_{OL}=1.5V \\ & Transition is measured $\pm 500mV$ from steady state voltage (for t_{en},t_{dis}). \\ Output loads & \cdots & Fig. 1, $C_{L}=100pF$ (FP,TP,RT-10L,-10LL) \\ & $C_{L}=30pF$ (FP,TP,RT-70L,-70LL) \\ \end{tabular}$




Fig.1 Output load

Note 4: Hatching indicates the state is "don't care".

Note 5: A Write occurs during the overlap of a low \overline{S} and a low \overline{W} .

Note 6: If \overline{W} goes low simultaneously with or prior to \overline{S} , the output remains in the highimpedance state.

Note 7: Don't apply inverted phase signal externally when DQ pin is in output mode.

CL=5pF (for ten,tdis)



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS


(1) ELECTRICAL CHARACTERISTICS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions		9		Units		
Cymbol	T didinotoi	1 001 001101		5	Min	Тур	Max	Ullits
Vcc(PD)	Power down supply voltage				2			V
V I(S) Chip select input S	2.2V VCC(PD)			2.2			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V 1(3)	Chip select input 5	2V V _{CC(PD)} 2.2V				Vcc(PD)		V
		Vcc=3V, S Vcc-0.2V, Other inputs=0~3V	١.	-40~70°C			50	μA
Loc(DD)	Dower down cumply current		-L	70~85°C			100	μA
I cc(PD)	Power down supply current			-40~70°C		0.4	10*	μA
			-LL	70~85°C			20	μΑ

^{*} Icc(PD)=1µA at Ta=25°C

(2) TIMING REQUIREMINTS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

Symbol Parameter	Parameter	Test conditions -		Units		
	i arameter		Min	Тур	Max	Offics
t _{SU} (PD)	Power down set up time		0			ns
t rec (PD)	Power down recovery time		5			ms



7