

8-Bit Addressable Latch

The TC74HC259A is high speed CMOS MULTIPLEXERs fabricated with silicon gate C²MOS technology.




It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The respective bits are controlled by address inputs A, B, and C. When **CLEAR** input is held high and enable input **G** is held low, the data is written into the bit selected by address inputs, the other bit hold their previous conditions. When both **CLEAR** and **G** held high, writing of all bits is inhibited regardless of address inputs, and their previous conditions are held. When **CLEAR** is held low and **G** is held high, all bits are reset to low regardless of the other inputs. When both of **CLEAR** and **G** held low, all bits which isn't selected by address inputs are reset to low.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $t_{pd} = 15\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NH} = V_{NL} = 28\% V_{CC} (\text{Min})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OHI}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS259


**IEC Logic Symbol****(TOP VIEW)****Pin Assignment**

Truth Table

Inputs		Output of Addressed Latch	Each Other Output	Function
CLEAR	G			
H	L	D	Q _{i0}	Addressable Latch
H	H	Q _{i0}	Q _{i0}	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear all Bits to "L"

Selected Inputs			Latch Addressed
C	B	A	
L	L	L	Q ₀
L	L	H	Q ₁
L	H	L	Q ₂
L	H	H	Q ₃
H	L	L	Q ₄
H	L	H	Q ₅
H	H	L	Q ₆
H	H	H	Q ₇

D :The level at the data input.

Q_{i0} :The level before the indicated steady-state
input conditions were established (i = 0, 1,...,7)

Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			V _{CC}	Min.	Typ.	Max.	Min.		
High-Level Input Voltage	V _{IH}	—	2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V _{IL}	—	2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	—	1.8	—	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA	2.0	1.9	2.0	—	1.9	V
				4.5	4.4	4.5	—	4.4	
				6.0	5.9	6.0	—	5.9	
			I _{OH} = -4 mA	4.5	4.18	4.31	—	4.13	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = 5.2mA	6.0	5.68	5.80	—	5.63	V
			I _{OL} = 20µA	2.0	—	0.0	0.1	—	
				4.5	—	0.0	0.1	—	
				6.0	—	0.0	0.1	—	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	2.0	—	—	—	—	0.1	µA
			4.5	—	—	—	—	0.1	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	—	—	4.0	—	40.0	µA

Timing Requirements (Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C	Unit
			V _{CC}	Typ.		
Minimum Pulse Width (G)	t _{W(L)}	-	2.0	--	75	95
	t _{W(H)}		4.5	--	15	19
			6.0	--	13	16
Minimum Pulse Width (CLEAR)	t _{W(L)}	-	2.0	--	75	95
			4.5	--	15	19
			6.0	--	13	16
Minimum Set-up Time (DATA)	t _s	-	2.0	--	50	60
			4.5	--	10	12
			6.0	--	9	11
Minimum Set-up Time (A, B, C)	t _s	-	2.0	--	25	30
			4.5	--	5	6
			6.0	--	5	5
Minimum Hold Time (DATA)	t _h	-	2.0	--	25	30
			4.5	--	5	6
			6.0	--	5	5
Minimum Hold Time (A, B, C)	t _h	-	2.0	--	0	0
			4.5	--	0	0
			6.0	--	0	0

AC Electrical Characteristics (C_L = 15pF, V_{CC} = 5V, Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t _{TLH} t _{THL}	-	--	4	8	ns
Propagation Delay Time (DATA, Q)	t _{pLH} t _{pHL}		--	15	22	
Propagation Delay Time (A, B, C-Q)	t _{pLH} t _{pHL}		--	21	32	
Propagation Delay Time (CLEAR-Q)	t _{pHL}	-	--	13	23	

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit
			V_{CC}	Min.	Typ.	Max.	Min.	
Output Transition Time	t_{TLH}	–	2.0	–	30	75	–	95
	t_{THL}		4.5	–	8	15	–	19
			6.0	–	7	13	–	16
Propagation Delay Time (DATA-Q)	t_{pLH}	–	2.0	–	56	130	–	165
	t_{pHL}		4.5	–	18	26	–	33
			6.0	–	15	22	–	28
Propagation Delay Time (A, B, C)	t_{pLH}	–	2.0	–	83	185	–	230
	t_{pHL}		4.5	–	25	37	–	46
			6.0	–	21	31	–	39
Propagation Delay Time (G-Q)	t_{pLH}	–	2.0	–	67	165	–	205
	t_{pHL}		4.5	–	20	33	–	41
			6.0	–	17	28	–	35
Propagation Delay Time (CLEAR-Q)	t_{pHL}	–	2.0	–	52	135	–	170
			4.5	–	16	27	–	34
			6.0	–	14	23	–	29
Input Capacitance	C_{IN}	–	–	–	5	10	–	10
Power Dissipation Capacitance	$C_{PD}(1)$	–	–	–	35	–	–	–

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (\text{per Latch})$$

Notes