

# MCM10470\*15 MCM10470\*25

## **Advance Information**

## 4096 x 1-BIT RANDOM ACCESS MEMORY


The MCM10470 is a 4096-bit Read/Write RAM organized for 4096 words by 1 bit. Data is selected or stored by means of a 12-bit address (A0 through A11) decoded on the chip. The chip is designed with a separate data-in line, a noninverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10K/10KH
- Pin-for-Pin Compatible with the Industry's Standard 10470
- Temperature Range of 0° to 75°C
- Emitter-Follower Output Permits Full Wire-ORing
- Power Dissipation Decreases with Increasing Temperature
- Address Access Time: MCM10470\*25 25 ns (Max)
   MCM10470\*15 15 ns (Max)

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8.0 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current	10	- 30	mAdc
Junction Operating Temperature	TJ	≤ 165	°C
Storage Temperature Range	T <sub>sta</sub>	- 65 to + 150	°C




MECL, MECL 10K and MECL 10KH are trademarks of Motorola Inc.

This document contains information on a new product Specifications and information herein are subject to change without notice.

#### MECL

#### 4096 x 1-BIT RANDOM ACCESS MEMORY



## **ORDERING INFORMATION**

Suffix Denotes


\*MCM10470L15—Ceramic Dual-in-Line Package

\*MCM10470F15—Ceramic Flat Package

\*MCM10470L25—Ceramic Dual-in-Line Package

\*MCM10470F25—Ceramic Flat Package

#### PIN ASSIGNMENT



#### PIN DESIGNATION

CS Chip Select

A0-A11 Address Inputs

WE Write Enable

Din Data Input

Dout Data Output

## TRUTH TABLE

	OUTPUT		
<del>c</del> s	WE	D <sub>in</sub>	Dout
L	L	L	L
	L	н	L
L	н	Φ	a
н	φ	Φ	L
	L L	L L L	CS         WE         Din           L         L         L           L         H         H

#### **FUNCTIONAL DESCRIPTION:**

This device is a 1024 x 4-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion. The operating mode of the RAM  $(\overline{CS}$  input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low, the chip is in the write mode, the output,  $Q_{OUt}$ , is low and the data state present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high, the chip is in the read mode and the data stored at the selected memory location will be presented noninverted at  $Q_{OUt}$ . (See Truth Table)

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

	DC TEST VOLTAGE VALUES (Volts)							
Test Temperature	ViHmax	VILmin	VIHAmin	VILAmax	VEE			
0°C	-0.840	-1.870	-1,145	-1.490	-5.2			
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2			
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2			


#### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to ~2.0 volts.

			1	MCM10474	<b>Test Limit</b>	s				
	Symbol	0°C		+25°C		+75°C		1		
DC Characteristics		Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current	1EE		200		195		185	mAdc	All outputs and inputs open. Measure Pin 12.	
Input Current High	linH		220		220		220	μAdc	Test one input at a time, all other inputs are open.  V <sub>ID</sub> VIH(max)-	
Input Current Low Chip Select	linL	0.5		0.5		0.3		μAdc	Test one input at a time, all other inputs are open.	
Input Current Low*	linL	-50	-	-50		-50		μAdc	V <sub>in</sub> V(L(min)	
Logic "1" Output Voltage	Voн	-1.000	-0.840	- 0.960	-0.810	-0.900	-0.720	Vdc	Load 50 11 to -2.0 V	
Logic ''0'' Output Voltage	VOL	-1 870	-1.665	-1 850	-1.650	-1 830	-1.625	Vdc		
Logic ''1'' Threshold Voltage	VOHA	-1.020		-0.980		-0.920		Vdc	Threshold testing is performed and guaranteed on one input at	
Logic ''0'' Threshold Voltage	VOLA		-1.645		-1.630		-1.605	Vdc	a time, V <sub>in</sub> V <sub>IHA</sub> or V <sub>ILA</sub> Load 50 Ω to -2.0 V.	

<sup>\*</sup> Minimum limit equals the maximum negative current the driving circuitry will be required to sink

## **OUTLINE DIMENSIONS**



	MILLIM	ETERS	INCHES			
MID	MIN	MAX	MIN	MAX		
Α	29.21	31.75	1.150	1.250		
В	9.40	10.16	0.370	0.400		
C		5.72		0.225		
D	0.38	0.56	0.015	0.022		
F	1.27	1 65	0.050	0.065		
G	2.54	BSC	0 100 BSC			
J	0.20	0.30	0.008	0.012		
K	2 54	4 32	0.100	0 170		
L	10.16	BSC	0.400 BSC			
M	00	150	00	150		
N	0.51	1.27	0.020	0.050		


CASE 748.01

- NOTES

  1 DIMENSIONS A AND B ARE DATUM
  2 POSITIONAL TOLERANCES FOR LEADS:

  0 Ø0.25 (0010) @| T | A @| B @|
  3 T | S SEATING PLANE.
  - 4. DIMENSIONS A AND B INCLUDE MENISCUS.
    5. DIMENSION L TO CENTER
  - OF LEADS WHEN FORMED PARALLEL.
  - 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS



## **AC OPERATING CONDITIONS AND CHARACTERISTICS**

Guaranteed with  $V_{EE}$  = -5.2 Vdc  $\pm$  5.0%,  $T_A$  = 0°C to 75°C (see Note 1). Output Load see Figure 1.

		MCM10470*25 MCM10470*15							
Characteristic	Symbol	Min	Max	Min	Max	Unit	Conditions		
Read Mode							See Figures 2 and 3. Measured at 50% of input to 50% of		
Chip Select Access Time	tACS	_	10		8.0	ns	output.		
Chip Select Recovery Time	tRCS		10	l —	8.0	ns			
Address Access Time	tAA	l – .	25	_	15	ns			
Write Mode							See Figure 4.		
Write Pulse Width	tw	25	-	15		ns	t <sub>WSA</sub> = 3.0 ns MCM10470*25		
(To guarantee writing)	,,,						t <sub>WSA</sub> = 3.0 ns MCM10470*15 Measured at 50% of input to 50%		
Data Setup Time Prior to Write	twsp	5.0	_	2.0	<b> </b>	ns	of output.		
Data Hold Time After Write	tWHD	5.0	<b>—</b>	2.0		ns	t <sub>W</sub> = 25 ns MCM10470*25		
Address Setup Time Prior to Write	tWSA	8.0	_	3.0	l –	ns	t <sub>W</sub> = 15 ns MCM10470*15		
Address Hold Time After Write	tWHA	5.0	_	2.0	-	ns			
Chip Select Setup Time Prior to Write	twscs	5.0		2.0	-	ns			
Chip Select Hold Time After Write	twncs	5.0	-	2.0	-	ns			
Write Disable Time	tws	_	10	-	8.0	ns			
Write Recovery Time	twr		15	<u> </u>	8.0	ns			
Rise and Fall Time			Typical			Measured between 20% and 80%			
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		2.5		ns	points.			
Capacitance			Тур	oical		]	Measured with a pulse technique.		
Input Lead Capacitance	Cin		4	.0		pF			
Output Lead Capacitance	Cout		7	'.0		рF			

#### Notes

- (1) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (2) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of of others. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.

FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE STROBE MODE



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/