

**4-bit binary counters****74F161A, 74F163A****FEATURES**

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous Master Reset (74F161A)
- Synchronous Reset (74F163A)
- High speed synchronous expansion
- Typical count rate of 130MHz
- Industrial range (-40°C to +85°C) available

**DESCRIPTION**

4-bit binary counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The clock input is buffered.

The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable ( $\bar{PE}$ ) input disables the counting action and causes the data at the D0-D3 inputs to be loaded into the counter on the positive-going edge of the clock (provided that the setup and hold requirements for  $\bar{PE}$  are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset ( $\bar{MR}$ ) input sets all the four outputs of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of the levels at CP,  $\bar{PE}$ , CET and CEP inputs (thus providing an asynchronous clear function). For the 74F163A, the clear function is synchronous. A Low level at the Synchronous Reset ( $\bar{SR}$ ) input sets all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next positive-going transition on the clock (CP) input (provided that the setup and hold time requirements for  $\bar{SR}$  are met). This action occurs regardless of the levels at  $\bar{PE}$ , CET, and CEP inputs. The synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate (see Figure 1). The carry look-ahead simplifies serial cascading of the counters. Both Count Enable (CEP and CET) inputs must be High to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of Q0. This pulse can be used to enable the next cascaded stage (see Figure 2). The TC output is subjected to decoding spikes due to internal race conditions. Therefore, it is not recommended for use as clock or asynchronous reset for flip-flops, registers, or counters.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F161A 74F163A	130MHz	46mA

**ORDERING INFORMATION**

DESCRIPTION	ORDER CODE		DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^\circ C$ to $+70^\circ C$	INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = -40^\circ C$ to $+85^\circ C$	
16-pin plastic DIP	N74F161AN, N74F163AN	I74F161AN, I74F163AN	SOT38-4
16-pin plastic SO	N74F161AD, N74F163AD	I74F161AD, I74F163AD	SOT109-1

**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20µA/0.6mA
CEP	Count Enable Parallel input	1.0/1.0	20µA/0.6mA
CET	Count Enable Trickle input	1.0/2.0	20µA/1.2mA
CP	Clock input (active rising edge)	1.0/1.0	20µA/0.6mA
$\bar{PE}$	Parallel Enable input (active Low)	1.0/2.0	20µA/1.2mA
$\bar{MR}$	Asynchronous Master Reset input (active Low) for 74F161A	1.0/1.0	20µA/0.6mA
$\bar{SR}$	Synchronous Reset input (active Low) for 74F163A	1.0/1.0	20µA/0.6mA
TC	Terminal count output	50/33	1.0mA/20mA
Q0 – Q3	Flip-flop outputs	50/33	1.0mA/20mA


**NOTE:**

One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.

## 4-bit binary counters


74F161A, 74F163A

## 74F161A PIN CONFIGURATION




SF00656

## 74F163A PIN CONFIGURATION




SF00657

## 74F161A LOGIC SYMBOL




SF00658

## 74F163A LOGIC SYMBOL




SF00659

## 74F161A LOGIC SYMBOL (IEEE/IEC)



SF00660

## 74F163A LOGIC SYMBOL (IEEE/IEC)




SF00661

## 4-bit binary counters

74F161A, 74F163A

## STATE DIAGRAM




LOGIC EQUATIONS:

$$\begin{aligned} \text{COUNT ENABLE} &= \text{CEP} \cdot \text{CET} \cdot \overline{\text{PE}} \\ \text{TC} &= Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \text{CET} \end{aligned}$$

SF00664

## APPLICATIONS




SF00665

Figure 1. Maximum count modifying scheme  
Terminal count = 6

H H = Enable count

or

L L = Disable count



SF00666

Figure 2. Synchronous multistage counting scheme

## 74F161A MODE SELECT – FUNCTION TABLE

MR	CP	INPUTS			Dn	OUTPUTS		OPERATING MODE
		CEP	CET	$\overline{\text{PE}}$		Qn	TC	
L	X	X	X	X	X	L	L	Reset (clear)
H	$\uparrow$	X	X	I	I	L	L	Parallel load
H	$\uparrow$	X	X	I	h	H	(1)	
H	$\uparrow$	h	h	h	X	count	(1)	Count
H	X	I	X	h	X	$q_n$	(1)	Hold (do nothing)
H	X	X	I	h	X	$q_n$	L	

## 4-bit binary counters

74F161A, 74F163A

74F163A MODE SELECT – FUNCTION TABLE

INPUTS						OUTPUTS		OPERATING MODE
$\overline{SR}$	CP	CEP	CET	$\overline{PE}$	Dn	Qn	TC	
I	↑	X	X	X	X	L	L	Reset (clear)
h	↑	X	X	I	I	L	L	Parallel load
h	↑	X	X	I	h	H	(2)	Count
h	↑	h	h	h	X	count	(2)	Count
h	X	I	X	h	X	q <sub>n</sub>	(2)	Hold (do nothing)
h	X	X	I	h	X	q <sub>n</sub>	L	Hold (do nothing)

H = High voltage level

h = High voltage level one setup prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup prior to the Low-to-High clock transition

q<sub>n</sub> = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition


X = Don't care

↑ = Low-to-High clock transition

(1) = The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F161A)

(2) = The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F163A)


74F161A LOGIC DIAGRAM



## 4-bit binary counters

74F161A, 74F163A

## 74F163A LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.  
 Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	Commercial range	°C
		Industrial range	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

## 4-bit binary counters

## 74F161A, 74F163A

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1	mA
$I_{OL}$	Low-level output current			20	mA
$T_{amb}$	Operating free-air temperature range	Commercial range	0	+70	°C
		Industrial range	-40	+85	°C

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>			LIMITS			UNIT
					MIN	TYP <sup>2</sup>	MAX	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $V_{IH} = \text{MIN}$	$I_{OH} = \text{MAX}$	$\pm 10\% V_{CC}$	2.5			V
				$\pm 5\% V_{CC}$	2.7	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\% V_{CC}$		0.30	0.50	V
				$\pm 5\% V_{CC}$		0.30	0.50	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = I_{IK}$				-0.73	-1.2	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7.0V$					100	μA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7V$					20	μA
$I_{IL}$	Low-level input current	CET, $\bar{PE}$	$V_{CC} = \text{MAX}$ , $V_I = 0.5V$				-1.2	mA
		others					-0.6	mA
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{MAX}$			-60		-150	mA
$I_{CC}$	Supply current (total)	$I_{CCH}$	$V_{CC} = \text{MAX}$			42	55	mA
		$I_{CCL}$				49	65	mA

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

## 4-bit binary counters

## 74F161A, 74F163A

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			MIN	TYP	MAX	MIN	MAX	MIN		
$f_{max}$	Maximum clock frequency	Waveform 1	100	130		90		75		
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to Qn ( $\overline{PE}$ = High)	Waveform 1	2.0 4.0	4.0 6.5	6.5 10.0	2.0 4.0	7.0 11.0	2.0 4.0	7.0 11.0	
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to Qn ( $\overline{PE}$ = Low)	Waveform 1	2.0 3.5	4.5 5.5	6.5 8.5	2.0 3.5	7.5 9.5	2.0 3.5	7.5 9.5	
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to TC	Waveform 1	5.0 4.5	7.5 7.5	10.5 10.5	5.0 4.0	11.5 11.5	5.0 4.0	11.5 11.5	
$t_{PLH}$ $t_{PHL}$	Propagation delay CET to TC	Waveform 2	1.5 2.5	3.5 5.0	6.5 7.5	1.5 2.5	7.0 8.0	1.5 2.5	7.0 8.0	
$t_{PHL}$	Propagation delay $\overline{MR}$ to Qn	'F161A	Waveform 3	6.0	8.5	12.0	5.5	13.0	5.5	13.0
$t_{PHL}$	Propagation delay $\overline{MR}$ to TC	'F161A	Waveform 3	5.0	8.5	10.0	5.0	11.0	5.0	11.0

## AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS				UNIT	
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			MIN	TYP	MIN	MIN		
$t_s(H)$ $t_s(L)$	Setup time, High or Low $D_n$ to CP	Waveform 6	5.0 5.0		5.0 5.0	5.0 5.0		
$t_h(H)$ $t_h(L)$	Hold time, High or Low $D_n$ to CP	Waveform 6	0 0		0 0	0 0		
$t_s(H)$ $t_s(L)$	Setup time, High or Low $\overline{PE}$ or $\overline{SR}$ to CP	Waveform 5 or 6	9.0 6.5		9.5 7.0	9.5 7.0		
$t_h(H)$ $t_h(L)$	Hold time, High or Low $\overline{PE}$ or $\overline{SR}$ to CP	Waveform 5 or 6	0 0		0 0	0 0		
$t_s(H)$ $t_s(L)$	Setup time, High or Low CET or CEP to CP	Waveform 4	10.5 6.0		10.5 7.0	10.5 7.0		
$t_h(H)$ $t_h(L)$	Hold time, High or Low CET or CEP to CP	Waveform 4	0 0		0 0	0 0		
$t_w(H)$ $t_w(L)$	CP pulse width (Load) High or Low	Waveform 1	4.0 5.0		4.0 5.5	4.0 7.0		
$t_w(H)$ $t_w(L)$	CP pulse width (Count) High or Low	Waveform 1	4.0 6.0		4.0 7.0	4.0 7.0		
$t_w(L)$	$\overline{MR}$ pulse width Low	'F161A	Waveform 3	4.5		4.5		
$t_{REC}$	Recovery time $\overline{MR}$ to CP	'F161A	Waveform 3	6.0		6.5		

## 4-bit binary counters


74F161A, 74F163A

**AC WAVEFORMS**For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, CET Input to TC Output




Waveform 3. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Recovery Time



Waveform 4. CEP and CET Reset Setup and Hold Times



Waveform 5. Synchronous Reset Setup and Hold Times





Waveform 6. Parallel Data and Parallel Enable Setup and Hold Times

## 4-bit binary counters

## 74F161A, 74F163A

## TEST CIRCUIT AND WAVEFORMS

**DEFINITIONS:**

- $R_L$  = Load resistor;  
see AC ELECTRICAL CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance;  
see AC ELECTRICAL CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of  
pulse generators.

**Input Pulse Definition**

family	INPUT PULSE REQUIREMENTS					
	amplitude	$V_M$	rep. rate	$t_W$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00006