

# SN54ACT1284, SN74ACT1284 7-BIT BUS INTERFACES WITH 3-STATE OUTPUTS

SCAS459B – NOVEMBER 1994 – REVISED APRIL 1996

- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Designed for the IEEE 1284-I (Level 1 Type) and IEEE 1284-II (Level 2 Type) Electrical Specifications
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

## description


The 'ACT1284 are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.


The output drive for each mode is determined by the high drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level 1 type) and the IEEE 1284-II (level 2 type) parallel peripheral-interface specification.

The SN54ACT1284 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ACT1284 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54ACT1284 . . . J OR W PACKAGE  
SN74ACT1284 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A to B: Bits 5, 6, 7
		Totem pole	B to A: Bits 1, 2, 3, 4
L	H	Totem pole	B to A: Bits 1, 2, 3, 4 and A to B: Bits 5, 6, 7
H	L	Open drain	A to B: Bits 1, 2, 3, 4, 5, 6, 7
H		Totem pole	A to B: Bits 1, 2, 3, 4, 5, 6, 7



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



# SN54ACT1284, SN74ACT1284 7-BIT BUS INTERFACES WITH 3-STATE OUTPUTS

SCAS459B – NOVEMBER 1994 – REVISED APRIL 1996

## recommended operating conditions

		SN54ACT1284		SN74ACT1284		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.7	5.5	4.7	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Open drain output voltage	HD low		0	5.5	V
I <sub>OH</sub>	High-level output current	B port, HD high		-14		mA
		A port		-4		
I <sub>OL</sub>	Low-level output current	B port		14		mA
		A port		4		
T <sub>A</sub>	Operating free-air temperature	-55	125	0	70	°C

## electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> <sup>†</sup>	SN54ACT1284			SN74ACT1284			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>hys</sub>	Input hysteresis	V <sub>IT+</sub> - V <sub>IT-</sub> for all inputs	5 V	0.4			0.4			V
			4.7 V	0.2			0.2			
V <sub>OH</sub>	B port	I <sub>OH</sub> = -14 mA	4.7 V	2.4			2.4			V
	A port	I <sub>OH</sub> = -50 μA	MIN to MAX	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			
			I <sub>OH</sub> = -4 mA	4.7 V	3.7			3.7		
V <sub>OL</sub>	A port	I <sub>OL</sub> = 14 mA	4.7 V				0.4			V
							0.2			
							0.4			
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±1			±1			μA
I <sub>OZ</sub>	A or B ports <sup>‡</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±20			±20			μA
I <sub>OFF</sub>	B port	V <sub>I</sub> or V <sub>O</sub> ≤ 7 V	0 V	±100			±100			μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	1.5			1.5			mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4			4			pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	12			12			pF
Z <sub>O</sub>	B port	I <sub>OH</sub> = -20 mA, I <sub>OH</sub> = -50 mA	5 V	8	30	8	30	Ω		

<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current I<sub>I</sub>.

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	SN54ACT1284		SN74ACT1284		UNIT
				MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Totem pole	A or B	B or A	1	20	1	20	ns
t <sub>PHL</sub>				1	20	1	20	
SR	Totem pole	B output		0.05	0.4	0.05	0.4	V/ns
t <sub>pd(EN)</sub>	Totem pole	HD	B	1	20	1	20	ns
t <sub>pd(DIS)</sub>				1	20	1	20	
t <sub>r</sub> , t <sub>f</sub>	Open drain	A	B	120		120		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ACT1284, SN74ACT1284**  
**7-BIT BUS INTERFACES**  
**WITH 3-STATE OUTPUTS**

SCAS459B – NOVEMBER 1994 – REVISED APRIL 1996



**PARAMETER MEASUREMENT INFORMATION**




**A-TO-B LOAD (totem pole)**



**A-TO-B LOAD (open drain)**



**B-TO-A LOAD (totem pole)**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The outputs are measured one at a time with one transition per measurement.  
 C. Input rise and fall times are 3 ns,  $150 \text{ ns} < \text{pulsewidth} < 10 \text{ } \mu\text{s}$  for both low-to-high and high-to-low transitions.  
 D. Slew rate is defined as 10% and 90% of the transition times.  
 E. Rise and fall times, open drain, are  $< 120 \text{ ns}$ .  
 F. Input rise and fall times are 3 ns.

**Figure 1. Load Circuits and Voltage Waveforms**

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [BLOCK DIAGRAMS](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74ACT1284, 7-Bit Bus Interfaces With 3-State Outputs

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN74ACT1284
Voltage Nodes (V)	5
Static Current	1.5

### FEATURES

[▲Back to Top](#)

- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Designed for the IEEE 1284-I (Level 1 Type) and IEEE 1284-II (Level 2 Type) Electrical Specifications
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

### DESCRIPTION

[▲Back to Top](#)

The 'ACT1284 are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.

The output drive for each mode is determined by the high drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level 1 type) and the IEEE 1284-II (level 2 type) parallel peripheral-interface specification.

The SN54ACT1284 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT1284 is characterized for operation from 0°C to 70°C.

### TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲Back to Top](#)

Full datasheet in Acrobat PDF: [sn74act1284.pdf](#) (93 KB, Rev. B) (Updated: 04/01/1996)

### APPLICATION NOTES

[▲Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)

- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026](#) - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

#### RELATED DOCUMENTS

[▲Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

#### BLOCK DIAGRAMS

[▲Back to Top](#)

Generic Set Top Box - System Test

#### SAMPLES

[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74ACT1284DBR	<a href="#">SSOP (DB)</a>	20	0 TO 70	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74ACT1284DW	<a href="#">SOP (DW)</a>	20	0 TO 70	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74ACT1284PWR	<a href="#">TSSOP (PW)</a>	20	0 TO 70	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

#### PRICING/AVAILABILITY/PKG

[▲Back to Top](#)

DEVICE INFORMATION							TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74ACT1284DBLE	OBSOLETE	<a href="#">SSOP (DB)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU		<a href="#">N/A*</a>		Not Available			
SN74ACT1284DBR	ACTIVE	<a href="#">SSOP (DB)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.64	2000	<a href="#">N/A*</a>	484   25 Sep	8 WKS			
SN74ACT1284DW	ACTIVE	<a href="#">SOP (DW)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.64	25	3225		8 WKS	<a href="#">DigiKey</a>   AMERICA	423	<a href="#">BUY NOW</a>
SN74ACT1284DWR	ACTIVE	<a href="#">SOP (DW)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.64	2000	<a href="#">N/A*</a>	2000   05 Nov	8 WKS	<a href="#">DigiKey</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
SN74ACT1284NSR	ACTIVE	<a href="#">SOP (NS)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.67	2000	<a href="#">N/A*</a>		8 WKS			
SN74ACT1284PWR	ACTIVE	<a href="#">TSSOP (PW)</a>   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.64	2000	<a href="#">N/A*</a>	> 10k   14 Nov	8 WKS			

Table Data Updated on: 9/26/2002