

- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Designed for the IEEE 1284-I (Level 1 Type) and IEEE 1284-II (Level 2 Type) Electrical Specifications
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

description


The 'ACT1284 are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.


The output drive for each mode is determined by the high drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level 1 type) and the IEEE 1284-II (level 2 type) parallel peripheral-interface specification.

The SN54ACT1284 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT1284 is characterized for operation from 0°C to 70°C.

**SN54ACT1284 . . . J OR W PACKAGE
SN74ACT1284 . . . DB, DW, N, OR PW PACKAGE
(TOP VIEW)**



**FK PACKAGE
(TOP VIEW)**



FUNCTION TABLE

INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A to B: Bits 5, 6, 7
		Totem pole	B to A: Bits 1, 2, 3, 4
L	H	Totem pole	B to A: Bits 1, 2, 3, 4 and A to B: Bits 5, 6, 7
H	L	Open drain	A to B: Bits 1, 2, 3, 4, 5, 6, 7
H	H	Totem pole	A to B: Bits 1, 2, 3, 4, 5, 6, 7




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54ACT1284, SN74ACT1284 7-BIT BUS INTERFACES WITH 3-STATE OUTPUTS

SCAS459B – NOVEMBER 1994 – REVISED APRIL 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The ac input voltage pulselwidth is limited to 20 ns if the input voltage goes more negative than -0.5 V.
 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN54ACT1284		SN74ACT1284		UNIT
			MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage		4.7	5.5	4.7	5.5	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
V _I	Input voltage		0	V _{CC}	0	V _{CC}	V
V _O	Open drain output voltage	HD low	0	5.5	0	5.5	V
I _{OH}	High-level output current	B port, HD high		-14		-14	mA
		A port		-4		-4	
I _{OL}	Low-level output current	B port		14		14	mA
		A port		4		4	
T _A	Operating free-air temperature		-55	125	0	70	°C

electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	SN54ACT1284			SN74ACT1284			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{hys}	Input hysteresis	5 V	0.4			0.4			V	
		4.7 V	0.2			0.2				
V _{OH}	B port	I _{OH} = -14 mA	4.7 V	2.4		2.4			V	
	A port	I _{OH} = -50 µA	MIN to MAX	V _{CC} -0.2	V _{CC} -0.2	3.7	3.7			
		I _{OH} = -4 mA								
V _{OL}	B port	I _{OL} = 14 mA	4.7 V		0.4		0.4		V	
	A port	I _{OL} = 50 µA	4.7 V		0.2		0.2			
		I _{OL} = 4 mA			0.4		0.4			
I _I	V _I = V _{CC} or GND	5.5 V		±1		±1		±1	µA	
I _{OZ}	A or B ports [‡]	V _O = V _{CC} or GND	5.5 V		±20		±20		µA	
I _{OFF}	B port	V _I or V _O ≤ 7 V	0 V		±100		±100		µA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		1.5		1.5		1.5	mA	
C _i	Control inputs	V _I = V _{CC} or GND	5 V	4		4		4	pF	
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V	12		12		12	pF	
Z _O	B port	I _{OH} = -20 mA, I _{OL} = -50 mA	5 V	8	30	8	30	30	Ω	

[†] For I/O ports, the parameter I_{OZ} includes the input leakage current I_I.

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ACT1284		SN74ACT1284		UNIT	
			MIN	MAX	MIN	MAX		
t _{PLH}	Totem pole	A or B	B or A	1	20	1	20	ns
t _{PHL}				1	20	1	20	
SR	Totem pole	B output	0.05	0.4	0.05	0.4	V/ns	
t _{pd(EN)}	Totem pole	HD	B	1	20	1	20	ns
t _{pd(DIS)}				1	20	1	20	
t _r , t _f	Open drain	A	B		120	120	ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



PARAMETER MEASUREMENT INFORMATION



- NOTES:
- CL includes probe and jig capacitance.
 - The outputs are measured one at a time with one transition per measurement.
 - Input rise and fall times are 3 ns, 150 ns < pulsedwidth <10 μs for both low-to-high and high-to-low transitions.
 - Slew rate is defined as 10% and 90% of the transition times.
 - Rise and fall times, open drain, are <120 ns.
 - Input rise and fall times are 3 ns.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)
| [APPLICATION NOTES](#) | [BLOCK DIAGRAMS](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ACT1284, 7-Bit Bus Interfaces With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74ACT1284
Voltage Nodes (V)	5
Static Current	1.5

FEATURES

[Back to Top](#)

- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Designed for the IEEE 1284-I (Level 1 Type) and IEEE 1284-II (Level 2 Type) Electrical Specifications
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages

DESCRIPTION

[Back to Top](#)

The 'ACT1284 are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.

The output drive for each mode is determined by the high drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level 1 type) and the IEEE 1284-II (level 2 type) parallel peripheral-interface specification.

The SN54ACT1284 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT1284 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [sn74act1284.pdf](#) (93 KB, Rev.B) (Updated: 04/01/1996)

APPLICATION NOTES

[Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)

- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026 - Updated: 06/20/2001\)](#)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\) \(SCBA004C - Updated: 02/01/1998\)](#)
- [LVT-to-LVTH Conversion \(SCEA010 - Updated: 12/08/1998\)](#)
- [Logic Solutions For IEEE Std 1284 \(SCEA013 - Updated: 06/01/1999\)](#)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc \(SCLA008 - Updated: 04/01/1996\)](#)

RELATED DOCUMENTS

[Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide \(SCYB004, 1032 KB - Updated: 10/23/2001\)](#)
- [Logic Selection Guide Second Half 2002 \(Rev. R\) \(SDYU001R, 4274 KB - Updated: 07/19/2002\)](#)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\) \(SGYC003B, 1648 KB - Updated: 04/22/2002\)](#)

BLOCK DIAGRAMS

[Back to Top](#)

[Generic Set Top Box - System Test](#)

SAMPLES

[Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74ACT1284DBR	SSOP (DB)	20	0 TO 70	ACTIVE	View Product Content	Request Samples
SN74ACT1284DW	SOP (DW)	20	0 TO 70	ACTIVE	View Product Content	Request Samples
SN74ACT1284PWR	TSSOP (PW)	20	0 TO 70	ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG

[Back to Top](#)

DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY SUS	STD PACK QTY
SN74ACT1284DBLE	OBsolete	SSOP (DB) 20	0 TO 70	View Contents	1KU	
SN74ACT1284DBR	ACTIVE	SSOP (DB) 20	0 TO 70	View Contents	1KU 0.64	2000
SN74ACT1284DW	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.64	25
SN74ACT1284DWR	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.64	2000
SN74ACT1284NSR	ACTIVE	SOP (NS) 20	0 TO 70	View Contents	1KU 0.67	2000
SN74ACT1284PWR	ACTIVE	TSSOP (PW) 20	0 TO 70	View Contents	1KU 0.64	2000

TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*		Not Available
N/A*	484 25 Sep	8 WKS
3225		8 WKS
N/A*	2000 05 Nov	8 WKS
N/A*		8 WKS
N/A*	>10k 14 Nov	8 WKS

REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
DigiKey AMERICA	423	BUY NOW
DigiKey AMERICA	>1k	BUY NOW

Table Data Updated on: 9/26/2002