

# GD54/74HC163, GD54/74HCT163

## SYNCHRONOUS BINARY COUNTER WITH SYNCHRONOUS CLEAR

### General Description

These devices are identical in pinout to the 54/74LS163. They contain a 4-bit binary counter consisting of four flip-flops. All flip-flops are clocked simultaneously on the positive edge of the clock input. Counters may be preset using the load input at the rising edge of clock. All the counters may be cleared synchronously by utilizing the clear input. That is, the counters are cleared on the positive edge of the clock while the clear input is held low. The HC/HCT 163 is similar in function to the HC/HCT 161 which is cleared asynchronously. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.

### Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts  
for HCT 4.5 to 5.5 volts
- Low input current: 1 $\mu$ A Max.
- Low quiescent current: 80 $\mu$ A Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

### Function Table

OPERATING MODE	INPUTS						OUTPUTS		
	$\overline{\text{CLR}}$	CLK	ENP	ENT	$\overline{\text{LOAD}}$	$D_n$	$Q_n$	RCO	
reset (clear)	l	$\uparrow$	X	X	X	X	L	L	
parallel load	h	$\uparrow$	X	X	l	l	L	L	
	h	$\uparrow$	X	X	l	h	H	*	
count	h	$\uparrow$	h	h	h	X	count	*	
hold (do nothing)	h	X	l	X	h	X	$q_n$	*	
	h	X	X	l	h	X	$q_n$	L	


#### Note to function table

\* The RCO output is HIGH when ENT is HIGH and the counter is at terminal count (HHHH).

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CLK transition

l = LOW voltage level one set-up time prior to the LOW-to-HIGH CLK transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CLK transition



Logic Diagram




Fig. 1 Logic diagram

Output Sequence

Illustrated below is the following sequence:

1. Clear outputs to zero (HC/HCT 163 is asynchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen, zero, one, and two
4. Inhibit




Fig. 2 Output Sequence

**Absolute Maximum Ratings**

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{CC}$	DC Supply voltage		-0.5	+7	V
$I_{IK}, I_{OK}$	DC input or output diode current	for $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$		20	mA
$I_O$	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$		25	mA
$I_{CC}$	DC $V_{CC}$ or GND current			50	mA
$T_{stg}$	Storage temperature range		-65	150	°C
$P_D$	Power dissipation per package	above +70°C: derate linearly with 8mW/K		500	mW
$T_L$	Lead temperature	At distance 1/16 ± 1/32 in from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

**Recommended Operating Conditions**

CHARACTERISTIC	LIMITS		UNITS
	MIN	MAX	
Supply Voltage Range $V_{CC}$	GD54/74HC Types 2	6	V
	GD54/74HCT Types 4.5	5.5	
DC Input or Output Voltage $V_I, V_O$	0	$V_{CC}$	V
Operating Temperature $T_A$	GD74 Types -40	+85	°C
	GD54 Types -55	+125	
Input Rise and Fall times $t_r, t_f$	GD54/74HC Types at 2V at 4.5V at 6V	1000 500 400	ns
	GD54/74HCT Types at 4.5V	500	

DC Electrical Characteristics for HC

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC163		GD54HC163		UNIT	
				MIN	TYP.	MAX	MIN.	MAX.	MIN.	MAX.		
V <sub>IH</sub>	HIGH level input Voltage		2.0	1.5			1.5		1.5		V	
			4.5	3.15			3.15		3.15			
			6.0	4.2			4.2		4.2			
V <sub>IL</sub>	LOW level input voltage		2.0			0.3		0.3		0.3	V	
			4.5			0.9		0.9		0.9		
			6.0			1.2		1.2		1.2		
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OH</sub> =-20μA	2.0	1.9	2.0		1.9		1.9	V	
				4.5	4.4	4.5		4.4		4.4		
				6.0	5.9	6.0		5.9		5.9		
		or V <sub>IL</sub>	I <sub>OH</sub> =-4mA	4.5	3.98	4.3		3.84		3.7		
				6.0	5.48	5.2		5.34		5.2		
			I <sub>OH</sub> =-5.2mA									
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OL</sub> =20μA	2.0			0.1		0.1		V	
				4.5			0.1		0.1			
				6.0			0.1		0.1			
		or V <sub>IL</sub>	I <sub>OL</sub> =4mA	4.5		0.17	0.26		0.33			0.4
				6.0		0.15	0.26		0.33			0.4
			I <sub>OL</sub> =5.2mA									
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0			0.1		1.0		1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	6.0			8		80		160	μA	

DC Electrical Characteristics for HCT

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HCT163		GD54HCT163		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
V <sub>IH</sub>	HIGH level input Voltage		4.5								V	
			to 5.5	2.0			2.0		2.0			
V <sub>IL</sub>	LOW level input voltage		4.5								V	
			to 5.5			0.8		0.8		0.8		
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OH</sub> =-20μA	4.5	4.4	4.5		4.4		4.4	V	
				4.5	3.98	4.3		3.84		3.7		
				4.5								
		or V <sub>IL</sub>	I <sub>OH</sub> =-4mA	4.5	3.98	4.3		3.84		3.7		
				4.5								
			I <sub>OH</sub> =-5.2mA									
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OL</sub> =20μA	4.5			0.1		0.1		V	
				4.5			0.1		0.1			
		or V <sub>IL</sub>	I <sub>OL</sub> =4mA	4.5		0.17	0.26		0.33			0.4
				4.5		0.17	0.26		0.33			0.4
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5			0.1		1.0		1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	5.5			8		80		160	μA	

# GD54/74HC163, GD54/74HCT163

## Timing Requirements for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC163		GD54HC163		UNIT
				MIN.	TYP	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>w</sub>	Pulse width	CLK high or low	2.0	80	22		100		120		ns
			4.5	16	8		20		24		
			6.0	14	6		17		20		
t <sub>su</sub>	Setup time	D <sub>n</sub> to CLK	2.0	100	28		125		150		ns
			4.5	20	10		25		30		
			6.0	17	8		21		26		
		LOAD to CLK	2.0	135	39		170		205		ns
			4.5	27	14		34		41		
			6.0	23	11		29		35		
		ENP, ENT to CLK	2.0	170	58		220		265		ns
			4.5	34	21		44		53		
			6.0	29	17		37		45		
		CLR to CLK	2.0	100	28		125		150		ns
			4.5	20	10		25		30		
			6.0	17	8		21		26		
t <sub>rec</sub>	Recovery time	CLR to CLK	2.0	160	58		200		240		ns
			4.5	32	20		40		48		
			6.0	27	17		34		41		
t <sub>h</sub>	Hold time	All sync, input to CLK	2.0	0			0		0		ns
			4.5	0			0		0		
			6.0	0			0		0		

## AC Characteristics for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC163		GD54HC163		UNIT
				MIN.	TYP	MAX.	MIN.	MAX.	MIN.	MAX.	
f <sub>max</sub>	Maximum clock pulse frequency	2.0	6	14		5		4	2	MHz	
		4.5	31	40		21		21			
		6.0	36	44		25		25			
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CLK to RCO	2.0		60	200		270		315	ns	
		4.5		21	41		54		65		
		6.0		17	35		46		55		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CLK to Qn	2.0		58	190		240		285	ns	
		4.5		19	36		48		57		
		6.0		17	30		41		48		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time ENT to RCO	2.0		39	150		190		225	ns	
		4.5		14	30		38		45		
		6.0		11	26		33		38		
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	2.0		19	75		95		110	ns	
		4.5		7	15		19		22		
		6.0		6	13		16		19		

## GD54/74HC163, GD54/74HCT163






**Timing Requirements for HCT:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT163		GD54HCT163		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_w$	Pulse width	CLK high or low	4.5	31	8		39		47		ns
$t_{su}$	Setup time	$D_n$ to CLK	4.5	20	10		25		30		ns
		$\overline{\text{LOAD}}$ to CLK	4.5	35	16		44		53		ns
		ENP, ENT to CLK	4.5	40	23		50		60		ns
		$\overline{\text{CLR}}$ to CLK	4.5	20	12		25		30		ns
$t_{rec}$	Recovery time	$\overline{\text{CLR}}$ to CLK	4.5	32	20		41		50		ns
$t_h$	Hold time	All sync. input to CLK	4.5	0			0		0		ns

**AC Characteristics for HCT:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT163		GD54HCT163		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$f_{max}$	Maximum clock pulse frequency		4.5 5.5	16	28		13		11		MHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time CLK to RCO		4.5 5.5		26 51			64		77	ns
$t_{PLH}^1$ $t_{PHL}^1$	Propagation Delay Time CLK to Qn		4.5 5.5		24 43			54		65	ns
$t_{PLH}^2$ $t_{PHL}^2$	Propagation Delay Time ENT to RCO		4.5 5.5		20 45			56		68	ns
$t_{TLH}^3$ $t_{THL}^3$	Output Transition Time		4.5 5.5		7 15			19		22	ns

AC Waveforms



**Note to Figs 5, 6 and 7**

The shaded areas indicate when the input is permitted to change for predictable output performance.

**Note to AC waveforms**

- (1) HC :  $V_M = 50\%V$ ,  $V = \text{GND to } V_{CC}$
- HCT :  $V_M = 1.3V$ ,  $V_i = \text{GND to } 3V$