

# GD54/74HC163, GD54/74HCT163 SYNCHRONOUS BINARY COUNTER WITH SYNCHRONOUS CLEAR

## General Description

These devices are identical in pinout to the 54/74LS163. They contain a 4-bit binary counter consisting of four flip-flops. All flip-flops are clocked simultaneously on the positive edge of the clock input. Counters may be preset using the load input at the rising edge of clock. All the counters may be cleared synchronously by utilizing the clear input. That is, the counters are cleared on the positive edge of the clock while the clear input is held low. The HC/HCT 163 is similar in function to the HC/HCT 161 which is cleared asynchronously. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.

## Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts for HCT 4.5 to 5.5 volts
- Low input current: 1 $\mu$ A Max.
- Low quiescent current: 80 $\mu$ A Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

## Function Table

OPERATING MODE	INPUTS					OUTPUTS		
	CLR	CLK	ENP	ENT	LOAD	D <sub>n</sub>	Q <sub>n</sub>	RCO
reset (clear)	I	↑	X	X	X	X	L	L
parallel load	h	↑	X	X	I	I	L	L
	h	↑	X	X	I	h	H	*
count	h	↑	h	h	h	X	count	*
hold (do nothing)	h	X	I	X	h	X	q <sub>n</sub>	*
	h	X	X	I	h	X	q <sub>n</sub>	L

### Note to function table


\* The RCO output is HIGH when ENT is HIGH and the counter is at terminal count (HHHH).

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CLK transition

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CLK transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CLK transition

## Pin Configuration



Suffix-Blank	Plastic Dual In Line Package
suffix-J	Ceramic Dual In Line Package
suffix-D	Small Outline Package

## Logic Diagram




Fig. 1 Logic diagram

## Output Sequence

Illustrated below is the following sequence:

1. Clear outputs to zero (HC/HCT 163 is asynchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen, zero, one, and two
4. Inhibit




Fig. 2 Output Sequence

**Absolute Maximum Ratings**

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{CC}$	DC Supply voltage		-0.5	+7	V
$I_{IK}, I_{OK}$	DC input or output diode current	for $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$		20	mA
$I_O$	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$		25	mA
$I_{CC}$	DC $V_{CC}$ or GND current			50	mA
$T_{stg}$	Storage temperature range		-65	150	°C
$P_0$	Power dissipation per package	above +70°C; derate linearly with 8mW/K		500	mW
$T_L$	Lead temperature	At distance $1/16 \pm 1/32$ in from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

**Recommended Operating Conditions**

CHARACTERISTIC	LIMITS		UNITS
	MIN	MAX	
Supply-Voltage Range $V_{CC}$ GD54 74HC Types GD54 74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage $V_I, V_O$	0	$V_{CC}$	V
Operating Temperature $T_A$ GD74 Types GD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall times $t_r, t_f$ GD54 74HC Types at 2V at 4.5V at 6V GD54 74HCT Types at 4.5V		1000 500 400 500	ns

**DC Electrical Characteristics for HC**

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC163		GD54HC 163		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH level input Voltage			2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	1.5 3.15 4.2		V
V <sub>IL</sub>	LOW level input voltage			2.0 4.5 6.0			0.3 0.9 1.2		0.3 0.9 1.2	0.3 0.9 1.2	V
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-20μA	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9	1.9 4.4 5.9		V
			I <sub>OH</sub> =-4mA I <sub>OH</sub> =-5.2mA	4.5 6.0	3.98 5.48	4.3 5.2		3.84 5.34	3.7 5.2		
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1	0.1 0.1 0.1	V
			I <sub>OL</sub> =4mA I <sub>OL</sub> =5.2mA	4.5 6.0		0.17 0.15	0.26 0.26		0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND		6.0			0.1		1.0		1.0 μA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA		6.0			8		80		160 μA

**DC Electrical Characteristics for HCT**

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HCT163		GD54HCT163		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH level input Voltage		4.5 to 5.5	2.0			2.0		2.0		V
V <sub>IL</sub>	LOW level input voltage		4.5 to 5.5				0.8		0.8		V
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-20μA	4.5 4.5	4.4 3.98	4.5 4.3		4.4 3.84		4.4 3.7	V
			I <sub>OH</sub> =-4mA	4.5							
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	4.5			0.1		0.1		V
			I <sub>OL</sub> =4mA	4.5		0.17	0.26		0.33		
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5				0.1		1.0		1.0 μA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	5.5				8		80		160 μA

# GD54/74HC163, GD54/74HCT163

**Timing Requirements for HC:  $t_r=t_f=6\text{ ns}$   $C_L=50\text{ pF}$**

SYMBOL	PARAMETER	$V_{CC}$ (V)	$T_A=25^\circ C$			GD74HC163		GD54HC163		UNIT
			MIN.	TYP	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_w$	Pulse width	CLK high or low	2.0 4.5 6.0	80 16 14	22 8 6	100 20 17		120 24 20		ns
$t_{su}$	Setup time	D <sub>n</sub> to CLK	2.0 4.5 6.0	100 20 17	28 10 8	125 25 21		150 30 26		ns
		LOAD to CLK	2.0 4.5 6.0	135 27 23	39 14 11	170 34 29		205 41 35		ns
		ENP, ENT to CLK	2.0 4.5 6.0	170 34 29	58 21 17	220 44 37		265 53 45		ns
		CLR to CLK	2.0 4.5 6.0	100 20 17	28 10 8	125 25 21		150 30 26		ns
$t_{rec}$	Recovery time	CLR to CLK	2.0 4.5 6.0	160 32 27	58 20 17	200 40 34		240 48 41		ns
$t_h$	Hold time	All sync, input to CLK	2.0 4.5 6.0	0 0 0		0 0 0		0 0 0		ns

**AC Characteristics for HC:  $t_r=t_f=6\text{ ns}$   $C_L=50\text{ pF}$**

SYMBOL	PARAMETER	$V_{CC}$ (V)	$T_A=25^\circ C$			GD74HC163		GD54HC163		UNIT
			MIN.	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$	Maximum clock pulse frequency		2.0 4.5 6.0	6 31 36	14 40 44		5 21 25	42 21 25		MHz
$t_{PLH'}$ $t_{PHL}$	Propagation Delay Time CLK to RCO		2.0 4.5 6.0		60 21 17	200 41 35		270 54 46	315 65 55	ns
$t_{PLH'}$ $t_{PHL}$	Propagation Delay Time CLK to Qn		2.0 4.5 6.0		58 19 17	190 36 30		240 48 41	285 57 48	ns
$t_{PLH'}$ $t_{PHL}$	Propagation Delay Time ENT to RCO		2.0 4.5 6.0		39 14 11	150 30 26		190 38 33	225 45 38	ns
$t_{TLH'}$ $t_{THL}$	Output Transition Time		2.0 4.5 6.0		19 7 6	75 15 13		95 19 16	110 22 19	ns

# GD54/74HC163, GD54/74HCT163

---


**Timing Requirements for HCT:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{ pF}$

SYMBOL	PARAMETER	$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT163		GD54HCT163		UNIT	
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_w$	Pulse width	CLK high or low	4.5	31	8		39		47		ns
$t_{su}$	Setup time	D <sub>n</sub> to CLK	4.5	20	10		25		30		ns
		LOAD to CLK	4.5	35	16		44		53		ns
		ENP, ENT to CLK	4.5	40	23		50		60		ns
		CLR to CLK	4.5	20	12		25		30		ns
$t_{rec}$	Recovery time	CLR to CLK	4.5	32	20		41		50		ns
$t_h$	Hold time	All sync, input to CLK	4.5	0			0		0		ns


**AC Characteristics for HCT:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{ pF}$

SYMBOL	PARAMETER	$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT163		GD54HCT163		UNIT
			MIN.	TYP.	MAX.	MIN	MAX	MIN.	MAX	
$f_{max}$	Maximum clock pulse frequency	4.5 5.5	16	28		13		11		MHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time CLK to RCO	4.5 5.5		26	51		64		77	ns
$t_{PLH'}$ $t_{PHL}$	Propagation Delay Time CLK to Qn	4.5 5.5		24	43		54		65	ns
$t_{PLH'}$ $t_{PHL}$	Propagation Delay Time ENT to RCO	4.5 5.5		20	45		56		68	ns
$t_{TLE'}$ $t_{THL}$	Output Transition Time	4.5 5.5		7	15		19		22	ns


## AC Waveforms




**Fig. 3** Waveforms showing the clock (CLK) to outputs ( $Q_n$ , RCO) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




**Fig. 4** Waveforms showing the input (ENT) to output (RCO) propagation delays and output transition times.



**Fig. 5** Waveforms showing the set-up and hold times for the input ( $D_n$ ) and parallel enable input (LOAD).



**Fig. 6** Waveforms showing the CLR set-up and hold times.



**Fig. 7** Waveforms showing the ENT and ENP set-up and hold times.

### Note to Figs 5, 6 and 7

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ,  $V_i = \text{GND to } V_{CC}$   
 HCT  $V_M = 1.3V$ ,  $V_i = \text{GND to } 3V$