


T-52-31



**FAST CMOS
OCTAL LATCHED
TRANSCEIVER**

**IDT54/74FCT543
IDT54/74FCT543A**


FEATURES:

- IDT54/74FCT543 equivalent to FAST™ speed
- IDT54/74FCT543A 25% faster than FAST™
- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- IOL = 64mA (commercial), 48mA (military)
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back latches for storage
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than FAST™ (5µA max.)
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT54/74FCT543/A is a non-inverting octal transceiver built using advanced CEMOS™, a dual metal CMOS technology. These devices contain two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A0–A7 or to take data from B0–B7, as indicated in the Function Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the CEBA, LEBA and OEBA inputs.

FUNCTIONAL BLOCK DIAGRAM



NOTICE
SEE ORDER OF DATA FOR ERRATA INFORMATION

2614 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a registered trademark of National Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JUNE 1990

IDT54/74FCT543/A
FAST CMOS OCTAL LATCHED TRANSCIEVER


MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS

T-52-31



DIP/SOIC/CERPACK
TOP VIEW



LCC/PLCC
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A0-A7	A-to-B Data Inputs or B-to-A 3-State Outputs
B0-B7	B-to-A Data Inputs or A-to-B 3-State Outputs

2614 tbl 02

FUNCTION TABLE (1,2)

For A-to-B (Symmetric with B-to-A)


Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB	A-to-B	B0-B7
H	—	—	Storing	High Z
—	H	—	Storing	—
—	—	H	—	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

2614 tbl 01

NOTES:

- * Before LEAB LOW-to-HIGH Transition
H = HIGH Voltage Level
L = LOW Voltage Level
— = Don't Care or Irrelevant
- A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA.

LOGIC SYMBOL



2614 drw 03

IDT5474FCT543/A
FAST CMOS OCTAL LATCHED TRANSCEIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
Pr	Power Dissipation	0.5	0.5	W
Iout	DC Output Current	120	120	mA

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
CIO	I/O Capacitance	VOUT = 0V	8	12	pF

NOTE: 2614 tbl 04
1. This parameter is guaranteed by characterization data and not tested.

T-52-31

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- Inputs and Vcc terminals only.
- Outputs and I/O terminals only.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = Vcc - 0.2V
Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 5%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
VIH	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
VIL	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
IiH	Input HIGH Current (Except I/O pins)	Vcc = Max. VI = Vcc	—	—	5	µA	
IiL	Input LOW Current (Except I/O pins)	VI = 2.7V	—	—	5 ⁽⁴⁾	µA	
		VI = 0.5V	—	—	-5 ⁽⁴⁾		
IiH	Input HIGH Current (I/O pins Only)	Vcc = Max. VI = Vcc	—	—	15	µA	
		VI = 2.7V	—	—	15 ⁽⁴⁾		
IiL	Input LOW Current (I/O pins Only)	VI = 0.5V	—	—	-15 ⁽⁴⁾	µA	
		VI = GND	—	—	-15		
VIK	Clamp Diode Voltage	Vcc = Min., IN = -18mA	—	-0.7	-1.2	V	
Ios	Short Circuit Current	Vcc = Max. ⁽³⁾ , Vo = GND	-60	-120	—	mA	
VOH	Output HIGH Voltage	Vcc = 3V, VIN = VLC or VHC, IOH = -32µA	VHC	Vcc	—	V	
		Vcc = Min. VIN = VIH or VIL	IOH = -300µA	VHC	Vcc		—
		IOH = -12mA MIL.	2.4	4.3	—		
VOL	Output LOW Voltage	Vcc = 3V, VIN = VLC or VHC, IOL = 300µA	—	GND	VLC	V	
		Vcc = Min. VIN = VIH or VIL	IOL = 300µA	—	GND		VLC ⁽⁴⁾
		IOL = 48mA MIL. ⁽⁵⁾	—	0.3	0.55		
		IOL = 64mA COM'L. ⁽⁵⁾	—	0.3	0.55		

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- These are maximum IOL values per output, for 8 outputs turned on simultaneously. Total maximum IOL (all outputs) is 512mA for commercial and 384mA for military. Derate IOL for number of outputs exceeding 8 turned on simultaneously.

IDT5474FCT543/A
FAST CMOS OCTAL LATCHED TRANSCEIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

POWER SUPPLY CHARACTERISTICS $V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

T-52-31

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ V _{LC}	—	0.2	1.5	mA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max., V _{IN} = 3.4V ⁽³⁾	—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max., Outputs Open CEAB and OEAB = GND CEBA = V _{CC} One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	—	0.15	0.25 mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _{CP} = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND CEBA = V _{CC} One Bit Toggling at f _i = 5MHz 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	1.7	4.0 mA
			V _{IN} = 3.4V V _{IN} = GND	—	2.2	6.0
		V _{CC} = Max., Outputs Open f _{CP} = 10MHz (LEAB) 50% Duty Cycle CEAB and OEAB = GND CEBA = V _{CC} Eight Bits Toggling at f _i = 5MHz 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	7.0	12.8 ⁽⁵⁾
			V _{IN} = 3.4V V _{IN} = GND	—	9.2	21.8 ⁽⁵⁾

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD}(f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in milliamperes and all frequencies are in megahertz.

2614 #1 06

IDT54/74FCT543/A
FAST CMOS OCTAL LATCHED TRANSCEIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T-52-31

Symbol	Parameter	Condition ⁽¹⁾	IDT54/74FCT543				IDT54/74FCT543A				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	CL = 50pF RL = 500Ω	2.5	8.5	2.5	10.0	2.5	6.5	2.5	7.5	ns
tPLH tPHL	Propagation Delay LEBA to A _n , LEAB to B _n		2.5	12.5	2.5	14.0	2.5	8.0	2.5	9.0	ns
tPZH tPZL	Output Enable Time OEBA or OEAB to A _n or B _n CEBA or CEAB to A _n or B _n		2.0	12.0	2.0	14.0	2.0	9.0	2.0	10.0	ns
tPHZ tPLZ	Output Disable Time OEBA or OEAB to A _n or B _n CEBA or CEAB to A _n or B _n		2.0	9.0	2.0	13.0	2.0	7.5	2.0	8.5	ns
tsu	Set-up Time, HIGH or LOW A _n or B _n to LEBA or LEAB		3.0	—	3.0	—	2.0	—	2.0	—	ns
tH	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB		2.0	—	2.0	—	2.0	—	2.0	—	ns
tW	LEBA or LEAB Pulse Width LOW		5.0	—	5.0	—	5.0	—	5.0	—	ns

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

2514 b1 07




TEST CIRCUITS AND WAVEFORMS

T-52-31

TEST CIRCUITS FOR ALL OUTPUTS

SWITCH POSITION





Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS: 2614 01 08
 CL = Load capacitance; includes jig and probe capacitance.
 RT = Termination resistance; should be equal to Zout of the Pulse Generator.



SET-UP, HOLD AND RELEASE TIMES

PULSE WIDTH



PROPAGATION DELAY

ENABLE AND DISABLE TIMES




- NOTES 2614 drw 05
- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
 - Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tr ≤ 2.5ns; tr ≤ 2.5ns.

IDT54/74FCT543/A
FAST CMOS OCTAL LATCHED TRANSCIEVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION

T-52-31



2614 dnr 04

