

## KM681000ALI/ALI-L

## CMOS SRAM

131,072 WORD  $\times$  8 Bit CMOS Static RAM

## FEATURES

- **Industrial Temperature Range:** -40 to 85°C
- **Fast Access Time:** 70, 100ns (Max.)
- **Low Power Dissipation**
  - Standby (CMOS): 550 $\mu$ W (Max.) L-Ver.
  - 275 $\mu$ W (Max.) LL-Ver.
  - Operating : 110mW (Max.)
- **Single 5V  $\pm$  10% Power Supply**
- **TTL Compatible Inputs and Outputs**
- **Fully Static Operation**
  - No clock or refresh required
- **Three State Outputs**
- **Low Data Retention Voltage:** 2V (Min.)
- **JEDEC Standard Pin Configuration**
  - KM681000ALPI/ALPI-L: 32-pin DIP (600mil)
  - KM681000ALGI/ALGI-L: 32-pin SOP (525mil)

## GENERAL DESCRIPTION

The KM681000ALI/ALI-L is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits.


The device is fabricated using Samsung's advanced CMOS technology. The KM681000ALI/ALI-L has an output enable input for precise control of the data outputs.

It also has a chip enable input for the minimum current power down mode.


The KM681000ALI/ALI-L has been designed for high speed and low power application. It is particularly well suited for battery back-up memory application.

And -40 to 85°C operating temperature range makes it ideal for industrial use.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



Pin Name	Pin Function
A <sub>0</sub> -A <sub>16</sub>	Address Inputs
WE	Write Enable
CS1, CS2	Chip Selects
OE	Output Enable
I/O <sub>1</sub> -I/O <sub>8</sub>	Data Inputs/Outputs
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

## KM681000ALI/ALI-L

## CMOS SRAM

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to 7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-0.5 to 7.0	V
Power Dissipation	$P_D$	1.0	W
Storage Temperature	$T_{STG}$	-65 to 150	°C
Operating Temperature	$T_A$	-40 to 85	°C
Soldering Temperature and Time	$T_{solder}$	260°C, 10 sec (Lead only)	—

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS ( $T_A = -40$  to  $85^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input Low Voltage	$V_{IL}$	-0.5*	—	0.8	V

\*  $V_{IL}(\text{min.}) = -3.0\text{V}$  for  $\leq 50\text{ns}$  pulse

## DC AND OPERATING CHARACTERISTICS

( $T_A = -40$  to  $85^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ*	Max	Unit		
Input Leakage Current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{CC}$	-1	—	1	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{IO} = V_{SS}$ to $V_{CC}$	-1	—	1	$\mu\text{A}$		
Operation Power Supply Current	$I_{CC}$	$\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , $V_{IN} = V_{IL}$ or $V_{IH}$ , $V_{IO} = 0\text{mA}$	—	7	20	mA		
Average Operating Current	$I_{CC1}$	Cycle Time = $1\mu\text{s}$ , 100% Duty, $\overline{CS1} \leq 0.2\text{V}$ , $CS2 \geq V_{CC} - 0.2\text{V}$ , $I_{IO} = 0\text{mA}$ , $V_{IL} \leq 0.2\text{V}$ , $V_{IH} \geq V_{CC} - 0.2\text{V}$	—	—	15	mA		
	$I_{CC2}$	Min. Cycle, 100% Duty $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , $I_{IO} = 0\text{mA}$	—	—	70	mA		
Standby Power Supply Current	$I_{SB}$	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	—	—	3	mA		
	$I_{SB1}$	$\overline{CS1} \geq V_{CC} - 0.2\text{V}$ , $CS2 \geq V_{CC} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$	L	$T_A = -40 \sim 85^\circ\text{C}$	—	2	100	$\mu\text{A}$
			Ver.	$T_A = 25^\circ\text{C}$	—	—	5	$\mu\text{A}$
			LL	$T_A = -40 \sim 85^\circ\text{C}$	—	1	50	$\mu\text{A}$
Ver.			$T_A = 25^\circ\text{C}$	—	—	2	$\mu\text{A}$	
Output Low Voltage	$V_{OL}$	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V		
Output High Voltage	$V_{OH}$	$I_{OH} = -1.0\text{mA}$	2.4	—	—	V		

\* Typ:  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

**CAPACITANCE** (f = 1MHz, T<sub>A</sub> = 25°C)


Item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	6	pF
Input/Output Capacitance	C <sub>IO</sub>	V <sub>IO</sub> = 0V	—	8	pF

Note: Capacitance is sampled and not 100% tested.

**TEST CONDITIONS**

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 100pF + 1 TTL

**TEST CIRCUIT**



\* Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM681000ALPI-77L KM681000ALGI-77L		KM681000ALPI-10/10L KM681000ALGI-10/10L		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	70		100		ns
Address Access Time	t <sub>AA</sub>		70		100	ns
Chip Select to Output	t <sub>CO</sub>		70		100	ns
Output Enable to Valid Output	t <sub>OE</sub>		35		50	ns
Chip Select to Low-Z Output	t <sub>LZ1</sub> , t <sub>LZ2</sub>	10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		ns
Chip Disable to High-Z Output	t <sub>HZ1</sub> , t <sub>HZ2</sub>	0	25	0	30	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	0	30	ns
Output Hold from Address Change	t <sub>OH</sub>	10		10		ns


## WRITE CYCLE

Parameter	Symbol	KM681000ALPI-7/7L KM681000ALGI-7/7L		KM681000ALPI-10/10L KM681000ALGI-10/10L		Unit
		Min	Max	Min	Max	
		Write Cycle Time	$t_{WC}$	70		
Chip Select to End of Write	$t_{CW}$	60		80		ns
Address Valid to End of Write	$t_{AW}$	60		80		ns
Address Set-up Time	$t_{AS}$	0		0		ns
Write Pulse Width	$t_{WP}$	50		60		ns
Write Recovery Time	$t_{WR}$	0		0		ns
Write to Output High-Z	$t_{WHZ}$	0	25	0	30	ns
Data to Write Time Overlap	$t_{DW}$	30		40		ns
Data Hold from Write Time	$t_{DH}$	0		0		ns
End Write to Output Low-Z	$t_{OW}$	5		10		ns

2


## TIMING DIAGRAMS

## TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

 $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = V_{IH}, \overline{WE} = V_{IH})$ 



## KM681000ALI/ALI-L

## CMOS SRAM

TIMING WAVEFORM OF READ CYCLE (2) ( $\overline{WE} = V_{IH}$ )



## Notes (READ CYCLE)

- $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
- At any given temperature and voltage condition,  $t_{HZ}$  (max.) is less than  $t_{LZ}$  (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (1) ( $\overline{WE}$  Controlled)

## KM681000ALI/ALI-L

## CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE (2) ( $\overline{CS1}$  Controlled)TIMING WAVEFORM OF WRITE CYCLE (3) ( $\overline{CS2}$  Controlled)

## KM681000ALI/ALI-L

## CMOS SRAM

**Notes (WRITE CYCLE)**

1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2 and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR1}$  applied in case a write ends as  $\overline{CS1}$ , or  $\overline{WE}$  going high,  $t_{WR2}$  applied in case a write ends at CS2 going low.
5. If  $\overline{OE}$ , CS2 and  $\overline{WE}$  are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low, the outputs remain in high impedance state.
7.  $D_{OUT}$  is the read data of the new address.
8. When  $\overline{CS1}$  is low and CS2 is high; I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

**FUNCTIONAL DESCRIPTION**

$\overline{CS1}$	CS2	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	$V_{CC}$ Current
H	X*	X	X	Power Down	High-Z	$I_{SB}$ , $I_{SB1}$
X	L	X	X	Power Down	High-Z	$I_{SB}$ , $I_{SB1}$
L	H	H	H	Output Disable	High-Z	$I_{CC}$
L	H	H	L	Read	$D_{OUT}$	$I_{CC}$
L	H	L	X	Write	$D_{IN}$	$I_{CC}$


\* X means Don't Care.

**DATA RETENTION CHARACTERISTICS** ( $T_A = -40$  to  $85^\circ\text{C}$ )


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit	
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS1}^* \geq V_{CC} - 0.2\text{V}$	2.0	—	5.5	V	
Data Retention Current	$I_{DR}$	$V_{CC} = 3\text{V}$ $\overline{CS1}^* \geq V_{CC} - 0.2\text{V}$	L-Ver.	—	1	50	$\mu\text{A}$
			LL-Ver.	—	0.5	20	$\mu\text{A}$
Data Retention Set-up Time	$t_{SDR}$	See Data Retention Waveforms (below)	0	—	ns		
Recovery Time	$t_{RDR}$		$t_{RC}^{**}$	—	—	ns	

\*  $\overline{CS1} \geq V_{CC} - 0.2$ ,  $CS2 \geq V_{CC} - 0.2$  ( $\overline{CS1}$  Controlled) or  $CS2 \leq 0.2$  ( $CS2$  Controlled)  
 \*\* Read Cycle Time

**DATA RETENTION WAVEFORM (1)** ( $\overline{CS1}$  Controlled)



**DATA RETENTION WAVEFORM (2)** ( $CS2$  Controlled)








KM681000ALI/ALI-L

CMOS SRAM

PACKAGE DIMENSIONS

32 PIN PLASTIC DUAL IN LINE PACKAGE (600 mil)

Unit: Inches (millimeters)



32 PIN PLASTIC SMALL OUT LINE PACKAGE (525 mil)

