

## CLC109

### APPLICATIONS:

- Video switch buffers
- Test point drivers
- Low power active filters
- DC clamping buffer
- High-speed S & H circuits
- Inverting op amp input buffer

### DESCRIPTION

The CLC109 is a high-performance, closed-loop monolithic buffer intended for power sensitive applications. Requiring only 35mW of quiescent power ( $\pm 5V$  supplies), the CLC109 offers a high bandwidth of 270MHz (0.5V<sub>pp</sub>) and a slew rate of 350V/ $\mu$ s. Even with this minimal dissipation, the CLC109 can easily drive a demanding 100 $\Omega$  load. The buffer specifications are for a 100 $\Omega$  load.

With its patented closed-loop topology, the CLC109 has significant performance advantages over conventional open-loop designs. Applications requiring low (2.8 $\Omega$ ) output impedance and nearly ideal unity gain (0.997) through very high frequencies will benefit from the CLC109's superior performance. Power sensitive applications will benefit from the CLC109's excellent performance on reduced or single supply voltages.


Constructed using an advanced, complementary bipolar process and Comlinear's proven high-performance architectures, the CLC109 is available in several versions to meet a variety of requirements.

|           |                 |   |
|-----------|-----------------|---|
| CLC109AJP | -40°C to +85°C  | 8-pin Plastic DIP                                   |
| CLC109AJE | -40°C to +85°C  | 8-pin Plastic SOIC                                  |
| CLC109AIB | -40°C to +85°C  | 8-pin hermetic Cerdip                               |
| CLC109A8B | -55°C to +125°C | 8-pin hermetic Cerdip, MIL-STD-883, Level B         |
| CLC109ALC | -55°C to +125°C | dice  |
| CLC109AMC | -55°C to +125°C | dice qualified to Method 5008, MIL-STD-883, Level B |

### FEATURES:


- High small-signal bandwidth (270MHz)
- Low supply current (3.5mA @  $\pm 5V$ )
- Low output impedance (2.8 $\Omega$ )
- 350V/ $\mu$ s slew rate
- Single supply operation (0 to 3V supply min.)
- Evaluation boards and Spice models

### Frequency Response for $\pm 5V$




5

### PINOUT DIP & SOIC



Contact factory for other packages and DESC SMD number.



# CLC109 Electrical Characteristics ( $\pm V_{cc} = \pm 5V$ , $R_L = 100\Omega$ unless specified)

| PARAMETER                               | CONDITIONS            | TYP       | MIN AND MAX RATINGS |           |           |        | UNITS | SYMBOL |
|---|-----------------------|-----------|---------------------|-----------|-----------|--------|-------|--------|
| Ambient Temperature                     | CLC109AJ/AI           | +25°C     | -40°C               | +25°C     | +85°C     |        |       |        |
|   | CLC109A8/AM/AL        | +25°C     | -55°C               | +25°C     | +125°C    |        |       |        |
| <b>FREQUENCY RESPONSE</b>               |                       |           |                     |           |           |        |       |        |
| t <sub>small signal bandwidth</sub>     | $V_{out} < 0.5V_{pp}$ | 270       | 200                 | 200       | 150       | MHz    | SSBW  |        |
| gain flatness <sup>1</sup>              | $V_{out} < 2.0V_{pp}$ | 120       | 90                  | 90        | 70        | MHz    | LSBW  |        |
| † flatness                              | $V_{out} < 0.5V_{pp}$ |           |                     |           |           |        |       |        |
| † peaking                               | DC-30MHz              | 0         | ±0.1                | ±0.1      | ±0.1      | dB     | GFL   |        |
| † rolloff                               | DC-200MHz             | 0         | 1.0                 | 0.3       | 0.3       | dB     | GFPH  |        |
| differential gain                       | DC-60MHz              | 0.1       | 0.4                 | 0.4       | 0.6       | dB     | GFRH  |        |
| differential phase                      | 4.43MHz, 150Ω load    | 0.7       | 1.5                 | 1.0       | 1.0       | %      | DG    |        |
|   | 4.43MHz, 150Ω load    | 0.03      | 0.05                | 0.05      | 0.1       | °      | DP    |        |
| <b>TIME DOMAIN RESPONSE</b>             |                       |           |                     |           |           |        |       |        |
| rise and fall time                      | 0.5V step             | 1.3       | 1.7                 | 1.7       | 2.3       | ns     | TRS   |        |
|   | 2.0V step             | 4.4       | 6                   | 6         | 7         | ns     | TRL   |        |
| settling time to ±0.05%                 | 2.0V step             | 12        | 25                  | 18        | 25        | ns     | TS    |        |
| overshoot                               | 0.5V step             | 3         | 15                  | 10        | 10        | %      | OS1   |        |
| slew rate                               | 4V step               | 350       | 220                 | 250       | 220       | V/μsec | SR    |        |
| <b>DISTORTION AND NOISE PERFORMANCE</b> |                       |           |                     |           |           |        |       |        |
| †2nd harmonic distortion                | $2V_{pp}$ , 20MHz     | -46       | -36                 | -38       | -38       | dBc    | HD2   |        |
| †3rd harmonic distortion                | $2V_{pp}$ , 20MHz     | -55       | -50                 | -50       | -45       | dBc    | HD3   |        |
| equivalent output noise voltage         |                       | 3.3       | 4.1                 | 4.1       | 4.5       | nV/√Hz | VN    |        |
| current                                 |                       | 1.3       | 3                   | 2         | 2         | pA/√Hz | ICN   |        |
| <b>STATIC DC PERFORMANCE</b>            |                       |           |                     |           |           |        |       |        |
| small signal gain                       | no load               | 0.997     | 0.995               | 0.995     | 0.994     | V/V    | GA1   |        |
|   | 100Ω load             | 0.96      | 0.94                | 0.95      | 0.95      | V/V    | GA2   |        |
| output resistance                       | DC                    | 2.8       | 5.0                 | 4.0       | 4.0       | Ω      | RO    |        |
| *output offset voltage                  |                       | 1         | ±8.2                | ±5        | ±6        | mV     | VIO   |        |
| average temperature coefficient         |                       | ±10       | ±40                 | ±4        | ±30       | μV/°C  | DVIO  |        |
| *input bias current                     |                       | ±2        | ±8                  | ±4        | ±4        | μA     | IBN   |        |
| average temperature coefficient         |                       | ±30       | ±50                 | ±4        | ±25       | nA/°C  | DIBN  |        |
| †power supply rejection ratio           |                       | -56       | -48                 | -48       | -46       | dB     | PSRR  |        |
| *supply current                         | no load               | 3.5       | 4                   | 4         | 4         | mA     | ICC   |        |
| <b>MISCELLANEOUS PERFORMANCE</b>        |                       |           |                     |           |           |        |       |        |
| integral endpoint linearity             | ±1V, full scale       | 0.5       | 1.0                 | 0.7       | 0.6       | %      | ILIN  |        |
| input resistance                        |                       | 1.5       | 0.3                 | 1.0       | 2.0       | MΩ     | RIN   |        |
| input capacitance                       | CERDIP                | 2.5       | 3.5                 | 3.5       | 3.5       | pF     | CIN   |        |
|   | Plastic DIP           | 1.25      | 2.0                 | 2.0       | 2.0       | pF     | CIN   |        |
| output voltage range                    | no load               | 4.0       | 3.6                 | 3.8       | 3.8       | V      | VO    |        |
|   | $R_L=100\Omega$       | +3.8,-2.5 | +3.0,-1.2           | +3.6,-2.0 | +3.6,-2.5 | V      | VOL   |        |
|   | $R_L=100\Omega$ , 0°C |           | +3.0,-1.6           |           |           | V      | VOL   |        |
| output current                          | 0°C                   | +60,-30   | +40,-12             | +40,-20   | +40,-30   | mA     | IO    |        |
|   |                       |           | +40,-16             |           |           | mA     | IO    |        |

## Absolute Maximum Ratings

|   |                 |
|---|-----------------|
| $V_{cc}$  | ±7.0V           |
| $I_{out}$ output is short circuit protected to ground, but maximum reliability will be maintained if $I_{out}$ does not exceed... | 36mA            |
| input voltage   | ± $V_{cc}$      |
| maximum junction temperature  | +175°C          |
| operating temperature range   |                 |
| AJ/AI   | -40°C to +85°C  |
| A8/AM/AL  | -55°C to +125°C |
| storage temperature range   | -65°C to +150°C |
| lead temperature (soldering 10 sec)   | +300°C          |

## Miscellaneous Ratings

|   |  |
|---|--|
| <b>Notes:</b>   |  |
| * AJ,AI : 100% tested at +25°C, sample +85°C.                       |  |
| † AJ : Sample tested at +25°C.                                      |  |
| * AI : 100% tested at +25°C.  |  |
| * A8 : 100% tested at +25°C, -55°C, +125°C                          |  |
| † A8 : 100% tested at +25°C, sample at -55°C, +125°C.               |  |
| * AL,AM : 100% wafer probe tested at +25°C to +25°C specifications. |  |
| (note 1) : Gain flatness tests are performed from 0.1MHz            |  |

# Single Supply Electrical Characteristics ( $V_{CC} = +3V$ or $V_{CC} = +5V$ , $-V_{EE} = 0V$ , $T_A = +25^\circ C$ , $R_L = 100\Omega$ , unless noted)

| PARAMETERS                           | CONDITIONS                 | $V_{CC}=3V$ | $V_{CC}=5V$ | UNITS      |
|--------------------------------------|----------------------------|-------------|-------------|------------|
| <b>FREQUENCY DOMAIN RESPONSE</b>     |                            |             |             |            |
| -3dB bandwidth                       | $V_{out} < 0.5V_{pp}$      | 30          | 90          | MHz        |
|                                      | $V_{out} < 2.0V_{pp}$      |             | 35          | MHz        |
| gain flatness                        | $V_{out} < 0.5V_{pp}$      |             |             |            |
| flatness                             | DC to 30MHz                | 3           | 0.3         | dB         |
| peaking                              | DC to 200MHz               | 0           | 0           | dB         |
| rolloff                              | DC to 60MHz                |             | 1.5         | dB         |
| <b>TIME DOMAIN RESPONSE</b>          |                            |             |             |            |
| rise and fall time                   | 0.5V step                  | 13.9        | 4.7         | ns         |
|                                      | 2.0V step                  |             | 13.5        | ns         |
| overshoot                            | 0.5V step                  | 0           | 0           | %          |
| slew rate                            | 0.5V step                  | 35          | 200         | V/ $\mu$ s |
| <b>DISTORTION AND NOISE RESPONSE</b> |                            |             |             |            |
| 2 <sup>nd</sup> harmonic distortion  | 0.5V <sub>pp</sub> , 20MHz | -32         |             | dBc        |
|                                      | 1.0V <sub>pp</sub> , 20MHz |             | -37         | dBc        |
| 3 <sup>rd</sup> harmonic distortion  | 0.5V <sub>pp</sub> , 20MHz | -29         |             | dBc        |
|                                      | 1.0V <sub>pp</sub> , 20MHz |             | -43         | dBc        |
| <b>STATIC DC PERFORMANCE</b>         |                            |             |             |            |
| small-signal gain                    | AC-coupled                 | 0.89        | 0.94        | V/V        |
| supply current                       | $R_L = \infty$             | 0.75        | 1.6         | mA         |
| <b>MISCELLANEOUS PERFORMANCE</b>     |                            |             |             |            |
| output voltage range                 | $R_L = \infty$             | 1.5         | 2.8         | $V_{pp}$   |
|                                      | $R_L = 100\Omega$          | 1.1         | 2.6         | $V_{pp}$   |

## Operation

The CLC109 is a low-power, high-speed unity-gain buffer. It uses a closed-loop topology which allows for accuracy not usually found in high-speed buffers. A closed-loop design provides high accuracy and low output impedance through a wide bandwidth.

## Single Supply Operation

Although the CLC109 is specified to operate from split  $\pm 5V$  power supplies, there is no internal ground reference that prevents operation from a single voltage power supply. For single supply operation the input signal should be biased at a DC value of  $\frac{1}{2}V_{CC}$ . This can be accomplished by AC coupling and rebiasing as shown in the "Typical Application" illustrations on the front page.

The above electrical specifications provide typical performance specifications for the CLC109 at  $25^\circ C$  while operating from a single +3V or a single +5V power supply.

## Printed Circuit Layout and Supply Bypassing

As with any high-frequency device, a good PCB layout is required for optimum performance. This is especially important for a device as fast as the CLC109.

To minimize capacitive feedthrough, pins 2, 3, 6, and 7 should be connected to the ground plane, as shown in Figure 1. Input and output traces should be laid out as transmission lines with the appropriate termination resistors very near the CLC109. On a 0.065 inch epoxy PCB material, a  $50\Omega$  transmission line (commonly called stripline) can be constructed by using a trace width of 0.1" over a complete ground plane.

Figure 1 shows recommended power supply bypassing.

Parasitic or load capacitance directly on the output of the CLC109 will introduce additional phase shift in the device.




Figure 1: Recommended circuit & evaluation board schematic

This phase shift can decrease phase margin and increase frequency response peaking. A small series resistor inserted between pin 6 and the capacitance effectively decouples this effect. The graphs on the following page illustrate the required resistor value and the resulting performance vs. capacitance.

Precision buffered resistors (PRP8351 series from Precision Resistive Products), which have low parasitic reactances, were used to develop the data sheet specifications. Precision carbon composition resistors or standard spirally-trimmed RN55D metal film resistors will work, though they may cause a slight degradation of ac performance due to their reactive nature at high frequencies.

## Evaluation Boards

Evaluation boards are available from Comlinear as part #730012 (DIP) and #730045 (SOIC). This board was used in the characterization of the device and provides optimal performance. Designers are encouraged to copy these printed circuit board layouts for their applications.

# Typical Performance Characteristics ( $T_A = +25^\circ\text{C}$ , $V_{cc} = \pm 5\text{V}$ , $R_L = 100\Omega$ unless specified)

