FEATURES

- □ 8K × 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-Powerdown™ Design
- □ Advanced CMOS Technology
- ☐ High Speed to 10 ns maximum
- Low Power Operation Active:

320 mW (L7C185) typical at 35 ns Standby (typical):

500 μW (L7C185) 250 μW (L7CL185)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Plug Compatible with IDT7164, Cypress CY7C185/186
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Sidebraze, Hermetic DIP
 - 28-pin CerDIP
 - 28-pin Plastic SOIC
 - 28-pin Plastic SOJ
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C185 and L7CL185 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in six speeds with maximum access times from 10 ns to 35 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 320 mW (typical) at 35 ns. Dissipation drops to 75 mW (typical) for the L7C185 and 60 mW (typical) for the L7CL185 when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,


data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C185 and L7CL185 consume only 30 μ W and 15 μ W (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C185 and L7CL185 provide asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving $\overline{CE}1$ low and $\overline{CE}2$ high while \overline{WE} remains high. The data in the addressed memory location will then appear on the Data I/O pins within one access time. The I/O pins stay in a high-impedance state when $\overline{CE}1$ is high or $\overline{CE}2$ or \overline{WE} is low.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ inputs are both low, and CE2 is high. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 and L7CL185 can withstand an injection current of up to 200 mA on any pin without damage.



Lôgic

Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Active Operation, Military	–55°C to +125°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	–55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V


ELECT	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)											
			L	.7C18	5	L						
Symbol Parameter		Test Condition		Тур	Mex	Min	Тур	Max	Unit			
V 0H	Output High Voltage	IOH = -4.0 mA, VCC = 4.5 V	2.4			2.4		-	٧			
V OL	Output Low Voltage	IoL = 8.0 mA	1		0.4			0.4	V			
ViH	Input High Voltage		2.0		V CC + 0.3	2.0		V cc +0.3	٧			
VIL	Input Low Voltage	(Note 3)	-3.0	i -	0.8	-3.0		0.8	\ \v_{-}			
lix	Input Leakage Current	GND ≤ Vin ≤ Vcc	-10		+10	-10		+10	μΑ			
loz	Output Leakage Current	GND ≤ Vout ≤ Vcc, CE = Vcc	-10		+10	-10	-	+10	μΑ			
los	Output Short Current	Vout = GND, Vcc = Max (Note 4)			-350			-350	mΑ			
ICC2	Vcc Current, TTL Inactive	(Note 7)		15	30		12	20	mΑ			
Іссз	Vcc Current, CMOS Standby	(Note 8)		100	500		50	150	μА			
ICC4	Vcc Current, Data Retention	Vcc = 3.0 V (Note 9)	-	10	250	•	5	50	μА			
CIN	Input Capacitance	Ambient Temp = 25°C, VCC = 5.0 V	1		5			5	pF			
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)		1	7			7	pF			


			L7C185-								
Symbol	Parameter	Test Condition	35	25	20	15	12	10		Unit	
ICC1	Vcc Current, Active	(Note 6)	110	150	185	240	275	300		mA	




SWITCHING CHARACTERISTICS Over Operating Range (ns)

TIEAD	CYCLE (Notes 5, 11, 12, 22, 23, 24)	L7C185/L7CL185-														
Symbol tavav	Parameter Read Cycle Time	35		25		20		1	5		2	10				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Ma	
		35		25		20		15		12		10				
tavov	Address Valid to Output Valid (13, 14)		35		25	Ī	20		15		12		10			
taxox	Address Change to Output Change	3		3		3		3		3		3				
tcLav	Chip Enable Active to Output Valid (13, 15)	1	35		25		20		15		12		10		Ī	
tcLaz	Chip Enable Active to Output Low Z (20, 21)	3		3		3		3		3	Ī	3				
tCHQZ	Chip Enable Inactive to Output High Z (20, 21)		15		10		8		8		5		4			
toLQV	Output Enable Low to Output Valid		15	Ī	12		10		8		6		5	I		
toLoz	Output Enable Low to Output Low Z (20, 21)	0		0		0		0		0		0				
tonoz	Output Enable High to Output High Z (20, 21)	1	12		10	1	8		5		5		4			
t PU	Input Transition to Power Up (10, 19)	0		0		0	1	0		0		0				
t PD	Power Up to Power Down (10, 19)		35		25	Ī	20		20		20		18			
tCHVL	Chip Enable Inactive to Data Retention (10)	0		0	Ī .	0		0		0	Ī	0		I		











Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

		L7C185/L7CL185-														
	Parameter	35		25		20		15		1:	12 10		0			
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time	25		20		20		15		12		10				
tCLEW	Chip Enable Active to End of Write Cycle	25		15		15		12		10		8		†		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		0		0				
tavew	Address Valid to End of Write Cycle	25	1	15		15		12		10		8				
tEWAX	End of Write Cycle to Address Change	0		0	1	0		0		0		0			1	
twLEW	Write Enable Low to End of Write Cycle	20		15		15		12		10		8	i			
tovew	Data Valid to End of Write Cycle	15		10		10		7		6		5		ļ		
tEWDX	End of Write Cycle to Data Change	0		0	1	0		0		0		0				
twhaz	Write Enable High to Output Low Z (20, 21)	0	**************************************	0		0		0		0		0				
twLQZ	Write Enable Low to Output High Z (20, 21)		10		7	†	7		5		4		4			








NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100~mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical IDC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., CE1, $CE2 \le VII$, $WE \le VII$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $CE1 \ge VIII$, $CE2 \le VIII$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 = VCC, CE2 = GND. Input levels are within 0.2 V of VCC or ground.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE1 must be ≥ VCC 0.2 V. For the 1.7C185, all other inputs meet VIN ≤ 0.2 V or VIN ≥ VCC 0.2 V to ensure full powerdown. For the 1.7C1.185, this requirement applies only to CE and WE; there are no restrictions on data and address.


- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, taxew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE1 low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the later of CE1 and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with later of CE1 and CE2 going active, the output remains in a high impedance state.
- 18. If ČE1 and CE2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2.
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (ČE1, CE2, and WE active).

The device automatically powers down from ICC2 to ICC1 after tro has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE1, CE2, or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01\,\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








Logic





= Memory Products





Memory Products