



# 128Kx8 MONOLITHIC SRAM, SMD 5962-96691 (pending) PRELIMINARY\*

## FEATURES

- Access Times 17, 20, 25, 35, 45, 55nS
- Radiation Tolerant Devices Available
- Revolutionary, Center Power/Ground Pinout JEDEC Approved
  - 32 lead Ceramic SOJ (Package 101)
  - 36 lead Ceramic SOJ (Package 100)
  - 36 lead Ceramic Flat Pack (Package 200)
- Evolutionary, Corner Power/Ground Pinout JEDEC Approved
  - 32 pin Ceramic DIP (Package 300)
  - 32 lead Ceramic SOJ (Package 101)
  - 32 lead Ceramic Flat Pack (Package 206)
- MIL-STD-883 Compliant Devices Available
- Commercial, Industrial and Military Temperature Range
- 5 Volt Power Supply
- Low Power CMOS
- 2V Data Retention Devices Available (Low Power Version)
- TTL Compatible Inputs and Outputs


\* This data sheet describes a product under development not fully characterized, and is subject to change without notice.

2 SRAM MONOLITHICS

### REVOLUTIONARY PINOUT


36 FLAT PACK  
36 CSOJ

#### TOP VIEW




32 CSOJ (DR)

#### TOP VIEW



### EVOLUTIONARY PINOUT

32 DIP  
32 CSOJ (DE)  
32 FLAT PACK (FE)  
TOP VIEW



\* NC for single chip select devices  
CS2 for dual chip select devices

### PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

**TRUTH TABLE**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C

**CAPACITANCE**

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Output capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V, f = 1.0MHz	20	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**


(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Sym	Conditions	-17		-20		-25		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10	µA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10	µA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		110		110		110	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		20		20		15	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		V

Parameter	Sym	Conditions	-35		-45		-55		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10	µA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10	µA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		110		110		110	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		15		15		15	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		V

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V

**AC TEST CIRCUIT**



**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**

V<sub>Z</sub> is programmable from -2V to +7V.  
 I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
 Tester Impedance Z<sub>0</sub> = 75  
 V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>  
 I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit  
 ATE tester includes jig capacitance.

2 SRAM MONOLITHICS



AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 15 columns: Parameter, Symbol, -17 (Min, Max), -20 (Min, Max), -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), -55 (Min, Max), Units. Rows include Read Cycle Time, Address Access Time, Output Hold from Address Change, Chip Select Access Time, Output Enable to Output Valid, Chip Select to Output in Low Z, Output Enable to Output in Low Z, Chip Disable to Output in High Z, Output Disable to Output in High Z.

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)


Table with 15 columns: Parameter, Symbol, -17 (Min, Max), -20 (Min, Max), -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), -55 (Min, Max), Units. Rows include Write Cycle Time, Chip Select to End of Write, Address Valid to End of Write, Data Valid to End of Write, Write Pulse Width, Address Setup Time, Address Hold Time, Output Active from End of Write, Write Enable to Output in High Z, Data Hold Time.

1. This parameter is guaranteed by design but not tested.


2 SRAM MONOLITHICS




TIMING WAVEFORM - READ CYCLE



WRITE CYCLE -  $\overline{WE}$  CONTROLLED



WRITE CYCLE -  $\overline{CS}$  CONTROLLED





DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

LOW POWER VERSION ONLY

Parameter	Symbol	Conditions				Units
			Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS}$ V <sub>CC</sub> -0.2V	2.0		5.5	V
Data Retention Current	I <sub>CCDR2</sub>	V <sub>CC</sub> = 2V		500	750	μA
	I <sub>CCDR3</sub>	V <sub>CC</sub> = 3V		1	2	mA

2 SRAM MONOLITHICS

ORDERING INFORMATION

W M S 128K8 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE:

- C = 32 Pin Ceramic .600" DIP (Package 300)
- DE = 32 Lead Ceramic SOJ (Package 101) Evolutionary
- DJ = 36 Lead Ceramic SOJ (Package 100)
- DR = 32 Lead Ceramic SOJ (Package 101) Revolutionary
- F = 36 Lead Ceramic Flat Pack (Package 200)
- FE = 32 Lead Ceramic Flat Pack (Package 206)

ACCESS TIME in nS

IMPROVEMENT MARK

- C = Dual Chip Select Device
- L = Low Power for 2V Data Retention

ORGANIZATION, 128K x 8

SRAM

MONOLITHIC

WHITE MICROELECTRONICS



2 SRAM MONOLITHICS

DEVICE TYPE	SPEED	PACKAGE	SMD NO.
128K x 8 SRAM Monolithic	55nS	32 lead SOJ Revol (DR)	5962-96691 05HUX*
<b>128K x 8 SRAM Monolithic</b>	<b>45nS</b>	<b>32 lead SOJ Revol (DR)</b>	<b>5962-96691 06HUX*</b>
128K x 8 SRAM Monolithic	35nS	32 lead SOJ Revol (DR)	5962-96691 07HUX*
128K x 8 SRAM Monolithic	25nS	32 lead SOJ Revol (DR)	5962-96691 08HUX*
<b>128K x 8 SRAM Monolithic</b>	<b>20nS</b>	<b>32 lead SOJ Revol (DR)</b>	<b>5962-96691 09HUX*</b>
128K x 8 SRAM Monolithic	17nS	32 lead SOJ Revol (DR)	5962-96691 10HUX*
128K x 8 SRAM Monolithic	55nS	32 lead SOJ Evol (DE)	5962-96691 05HTX*
<b>128K x 8 SRAM Monolithic</b>	<b>45nS</b>	<b>32 lead SOJ Evol (DE)</b>	<b>5962-96691 06HTX*</b>
128K x 8 SRAM Monolithic	35nS	32 lead SOJ Evol (DE)	5962-96691 07HTX*
128K x 8 SRAM Monolithic	25nS	32 lead SOJ Evol (DE)	5962-96691 08HTX*
<b>128K x 8 SRAM Monolithic</b>	<b>20nS</b>	<b>32 lead SOJ Evol (DE)</b>	<b>5962-96691 09HTX*</b>
128K x 8 SRAM Monolithic	17nS	32 lead SOJ Evol (DE)	5962-96691 10HTX*
128K x 8 SRAM Monolithic	55nS	32 pin DIP (C)	5962-96691 05HYX*
<b>128K x 8 SRAM Monolithic</b>	<b>45nS</b>	<b>32 pin DIP (C)</b>	<b>5962-96691 06HYX*</b>
128K x 8 SRAM Monolithic	35nS	32 pin DIP (C)	5962-96691 07HYX*
128K x 8 SRAM Monolithic	25nS	32 pin DIP (C)	5962-96691 08HYX*
<b>128K x 8 SRAM Monolithic</b>	<b>20nS</b>	<b>32 pin DIP (C)</b>	<b>5962-96691 09HYX*</b>
128K x 8 SRAM Monolithic	17nS	32 pin DIP (C)	5962-96691 10HYX*
128K x 8 SRAM Monolithic	55nS	36 lead SOJ (DJ)	5962-96691 05HZX*
<b>128K x 8 SRAM Monolithic</b>	<b>45nS</b>	<b>36 lead SOJ (DJ)</b>	<b>5962-96691 06HZX*</b>
128K x 8 SRAM Monolithic	35nS	36 lead SOJ (DJ)	5962-96691 07HZX*
128K x 8 SRAM Monolithic	25nS	36 lead SOJ (DJ)	5962-96691 08HZX*
<b>128K x 8 SRAM Monolithic</b>	<b>20nS</b>	<b>36 lead SOJ (DJ)</b>	<b>5962-96691 09HZX*</b>
128K x 8 SRAM Monolithic	17nS	36 lead SOJ (DJ)	5962-96691 10HZX*
128K x 8 SRAM Monolithic	55nS	36 lead Flatpack (F)	5962-96691 05HXX*
<b>128K x 8 SRAM Monolithic</b>	<b>45nS</b>	<b>36 lead Flatpack (F)</b>	<b>5962-96691 06HXX*</b>
128K x 8 SRAM Monolithic	35nS	36 lead Flatpack (F)	5962-96691 07HXX*
128K x 8 SRAM Monolithic	25nS	36 lead Flatpack (F)	5962-96691 08HXX*
<b>128K x 8 SRAM Monolithic</b>	<b>20nS</b>	<b>36 lead Flatpack (F)</b>	<b>5962-96691 09HXX*</b>
128K x 8 SRAM Monolithic	17nS	36 lead Flatpack (F)	5962-96691 10HXX*

\* Pending