

# SRAM MODULE

# 128K x 8 SRAM

## FEATURES

- High speed: 30ns, 35ns and 45ns
- High performance, low power, CMOS process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  function
- All inputs and outputs are TTL compatible

## OPTIONS

- Timing
  - 30ns access
  - 35ns access
  - 45ns access
- Packages:
  - 32-pin DIP (600 mil)
- Two Volt Data Retention

## MARKING


-30  
-35  
-45

None

L

## PIN ASSIGNMENT (Top View)

### 32 PIN DIP (MR)



SRAM MODULES

## GENERAL DESCRIPTION

The MT85C8128 is a high speed SRAM memory module containing 131,072 words organized in a x8-bit configuration. The Micron DIP style module is manufactured using four 32Kx8 fast static RAMs together with a TTL (30ns and 35ns) or CMOS (45ns) decoder mounted on a FR4 printed circuit board.


The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are both LOW. The

CMOS decoder is used to interpret the higher order address bits (A15-16) to select one of the four fast static RAMs. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW.  $\overline{CE}$  can place the output in a high impedance state for additional flexibility in system design. Memory expansion is accomplished by use of the output enable ( $\overline{OE}$ ) function.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible. The L option offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



SRAM MODULES

TRUTH TABLE

MODE	$\overline{OE}$	$\overline{CE}$	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-55°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	-30, -35	-45	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	A0-A14	-10	10	10	μA	
		A15, A16, $\overline{CE}$	-10	600	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>Lo</sub>	-10	10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		10	V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Power Supply	$\overline{CE} \leq V_{IL}$ , V <sub>CC</sub> = Max.,	I <sub>CC</sub>		180	160	mA	3
Current: Operating	Outputs Open						
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$ , V <sub>CC</sub> = Max.	I <sub>SB1</sub>		110	110	mA	
	$\overline{CE} \geq V_{CC} - 0.2$ , V <sub>CC</sub> = Max. V <sub>IL</sub> ≤ V <sub>SS</sub> + 0.2, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2, f = 0	I <sub>SB2</sub>		40	20	mA	

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz V <sub>CC</sub> = 5V	C <sub>i</sub>		32	pF	4
Output Capacitance		C <sub>o</sub>		32	pF	4

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>									
READ cycle time	$t_{RC}$	30		35		45		ns	
Address access time	$t_{AA}$		30		35		45	ns	
Chip Enable access time	$t_{ACE}$		30		35		45	ns	
Output hold from address change	$t_{OH}$	5		5		5		ns	
Chip Enable LOW to output in low Z	$t_{LZCE}$	5		5		5		ns	7
Chip Enable to output in high Z	$t_{HZCE}$		20		20		25	ns	6, 7
Chip Enable LOW to power up time	$t_{PU}$	0		0		0		ns	
Chip Enable HIGH to power down time	$t_{PD}$		30		35		45	ns	
Output Enable Access Time	$t_{AOE}$		20		20		25	ns	
Output Enable LOW to output in low Z	$t_{LZOE}$	0		0		0		ns	
Output Enable HIGH to output in high Z	$t_{HZOE}$		20		20		30	ns	
<b>WRITE Cycle</b>									
WRITE cycle time	$t_{WC}$	30		35		45		ns	
Chip enable to end of write	$t_{CW}$	25		30		30		ns	
Address Valid to end of write	$t_{AW}$	25		25		30		ns	
Address set-up time	$t_{AS}$	0		0		0		ns	
Address hold from end of write	$t_{AH}$	2		2		2		ns	
Write pulse width	$t_{WP}$	25		25		30		ns	
Data set-up time	$t_{DS}$	15		15		18		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write Enable LOW to output in low Z	$t_{LZWE}$	0		0		0		ns	
Write Enable HIGH to output in high Z	$t_{HZWE}$	0	20	0	15	0	15	ns	6

## AC TEST CONDITIONS

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


## NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6.  $t_{HZCE}$  and  $t_{HZWE}$  are specified with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500mV$  from steady state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Vcc for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	Vcc=2v		.9	4	mA	
		Vcc=3v		1.9	5	mA	
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0		—	ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4, 10

## LOW Vcc DATA RETENTION WAVEFORM




SRAM MODULES

READ CYCLE NO. 1 (Notes 8, 9)




READ CYCLE NO. 2 (Notes 7, 8, 10)




 DON'T CARE  
 UNDEFINED

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



 DON'T CARE  
 UNDEFINED