




Product Preview

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (WITH COMMON CLOCKS AND CLEARS)

DESCRIPTION — MC54F/74F114 contains two high-speed JK flip-flops with common clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \bar{S}_D or \bar{C}_D prevents clocking and forces Q or \bar{Q} HIGH, respectively. Simultaneous LOW signals on \bar{S}_D and \bar{C}_D force both Q and \bar{Q} HIGH.

LOGIC DIAGRAM (one half shown)



TRUTH TABLE

INPUTS		OUTPUT
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	\bar{Q}_n

Asynchronous Inputs:

LOW input to \bar{S}_D sets Q to HIGH level
 LOW input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

H = HIGH Voltage Level

L = LOW Voltage Level

t_n = Bit time before clock pulse


t_{n+1} = Bit time after clock pulse

MC54F/74F114

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


FAST™ SCHOTTKY TTL

LOGIC SYMBOL



VCC = Pin 14
 GND = Pin 7

CONNECTION DIAGRAM



J Suffix — Case 632-08
(Ceramic)

N Suffix — Case 646-06
(Plastic)

D Suffix — Case 751A-02
(SOIC)

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MCS4F/74F114

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54, 74	4.5	5.0	5.5	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54, 74	2.5	3.4	V	I _{OH} = -1.0 mA V _{CC} = 4.5 V
		74	2.7	3.4	V	I _{OH} = -1.0 mA V _{CC} = 4.75 V
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				100	μA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current (\bar{C} P Inputs) (\bar{C} D and \bar{S} D Inputs)			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
				-2.4	mA	
				-3.0	mA	
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current		12	19	mA	V _{CC} = MAX, V _{CP} = 0 V

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F		54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±10% C _L = 50 pF		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	110						MHz
t _{PLH}	Propagation Delay C _{Pn} to Q _n or \bar{Q} _n	3.3	6.5			3.3	7.5	ns
t _{PHL}	Propagation Delay C _{Dn} or \bar{S} _{Dn} to Q _n or \bar{Q} _n	3.3	7.5			3.3	8.5	ns
t _{PLH}	Propagation Delay	2.0	6.5			2.0	7.5	ns
t _{PHL}	Propagation Delay	2.0	6.5			2.0	7.5	ns

MC54F/74F114

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54 74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = -5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ± 10%		T _A = 0 to +70°C V _{CC} = 5.0 V ± 10%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Set up Time, HIGH or LOW	4.0					4.0		ns
t _s (L)	J _n or K _n to \overline{CP}_n	3.0					3.0		
t _h (H)	Hold Time, HIGH or LOW	0					0		ns
t _h (L)	J _n or K _n to \overline{CP}_n	0					0		
t _w (H)	\overline{CP}_n Pulse Width, HIGH or LOW	4.5					4.5		ns
t _w (L)	\overline{CP}_n Pulse Width, HIGH or LOW	4.5					4.5		
t _w (L)	\overline{CD}_n or \overline{SD}_n Pulse Width LOW	4.5					4.5		ns
t _{rec}	Recovery Time \overline{CD}_n or \overline{SD}_n to \overline{CP}	4.0					5.0		ns

AC TEST CIRCUIT




Fig. 1