SCBS205C - MARCH 1993 - REVISED MAY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN54ABT16374A WD PACKAGE SN74ABT16374A DGG OR DL PACKAGE (TOP VIEW)					
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 						
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015 	1Q1 [2 47] 1D1 1Q2 [3 46] 1D2					
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	GND 4 45 GND 1Q3 5 44 103					
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C 	1Q4 [] 6 43 [] 1D4 V _{CC} [] 7 42 [] V _{CC}					
 High-Impedance State During Power Up and Power Down 	1Q5 8 41 1D5 1Q6 9 40 1D6					
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	GND 10 39 GND 1Q7 11 38 1D7					
 Flow-Through Architecture Optimizes PCB Layout 	1Q8 12 37 1D8 2Q1 13 36 2D1 2Q2 14 35 2D2					
• High-Drive Outputs (–32-mA I _{OH} , 64-mA I _{OL})	GND 🛛 15 34 🖉 GND					
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink 	2Q3 16 33 2D3 2Q4 17 32 2D4					
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	V_{CC} 18 31 V_{CC} 2Q5 19 30 2D5					
description	2Q6 29 20 2D6 2ND 21 28 GND 2Q7 22 27 2D7					

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16374A is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

26 2D8

25

2CLK

2Q8 23

24

2<mark>0E</mark>

SCBS205C - MARCH 1993 - REVISED MAY 1997


FUNCTION TABLE (each flip-flop)								
	INPUTS		OUTPUT					
ŌE	CLK	D	Q					
L	\uparrow	Н	Н					
L	\uparrow	L	L					
L	H or L	Х	Q ₀					
Н	Х	Х	Z					

logic symbol[†]

1 <mark>0</mark> E	1	1EN			
1CLK	48	> C1			
2OE	24	2EN			
20L 2CLK	25	> C2			
ZULK			لے		
1D1	47	1D	1 🗸	2	1Q1
1D2	46			3	1Q2
1D3	44			5	1Q3
1D4	43			6	1Q4
1D5	41			8	1Q5
1D6	40			9	1Q6
1D7	38	<u> </u>		11	1Q7
1D8	37			12	1Q8
2D1	36	2D	2 ▽	13	2Q1
2D2	35		_ •	14	2Q2
2D3	33			16	2Q3
2D4	32			17	2Q4
2D4	30			19	2Q5
2D5	29			20	2Q6
2D0 2D7	27	<u> </u>		22	2Q7
2D7 2D8	26	<u> </u>		23	2Q7
200					240

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS205C - MARCH 1993 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high or power-off state, V_O Current into any output in the low state, I_O : SN54ABT16374A SN74ABT16374A Input clamp current, I_{IK} ($V_I < 0$)	0.5 V to 7 V 0.5 V to 5.5 V 96 mA 128 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABT	16374A	SN74ABT	16374A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS205C - MARCH 1993 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEOTO	1	Γ _A = 25°C	2	SN54ABT	16374A	SN74ABT1	6374A	UNIT		
PAR	AMETER		ONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
Val		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v	
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
Vai		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100						mV	
lj						±1		±1		±1	μA	
IOZPU‡	÷	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ to } 2.7$			±50		±50		±50	μA		
I _{OZPD} ‡	$V_{CC} = 2.1 V \text{ to } 0,$ $V_O = 0.5 \text{ to } 2.7 V, \overline{OE} = X$		$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 \text{ to } 2.7 V, \overline{OE} = X$			±50		±50		±50	μA	
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$				10		10		10	μA	
I _{OZL}			$V_{CC} = 2.1 V \text{ to } 5.5 V,$ $V_{O} = 0.5 V, \overline{OE} \ge 2 V$			-10		-10		-10	μA	
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μA	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high					2		2		2		
ICC	Outputs low	V _{CC} = 5.5 V, I _C				72		72		72	mA	
	Outputs disabled	$V_{I} = V_{CC}$ or GN			2		2		2	ШA		
∆ICC¶	•	V _{CC} = 5.5 V, O Other inputs at	ne input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	5 mA	
Ci		V _I = 2.5 V or 0.5	5 V		3.5						pF	
		V _O = 2.5 V or 0	.5 V		9.5						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = T _A = 2	= 5 V, 25°C [#]	SN54ABT1	16374A	SN74ABT	16374A	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.1		1.3		1.1		ns
th	Hold time, data after CLK [↑]	1.3		1.5		1.3		ns

[#] These values apply only to the SN74ABT16374A.



SCBS205C - MARCH 1993 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	/, ;	MIN	MIN MAX	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
tPLH	CLK	Q	1.8	4.3	5.7	1.5	6.9	ns
^t PHL	OER	Q Q	2.7	4.7	6.1	2.2	6.9	115
^t PZH	OE	Q	1.2	3.4	4.8	0.8	6.1	ns
tPZL	ÛE	Q	1.6	3.5	4.9	1.2	5.5	115
^t PHZ	ŌĒ	Q	2.2	5.5	8.6	1.8	9.6	ns
tPLZ	UE	Q Q	2.2	4.3	6.2	1.8	7.2	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vo Tj	CC = 5 V A = 25°C	!, ;	MIN MAX		UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
tPLH	CLK	Q	1.8	4.3	5.4	1.8	6.2	ns
^t PHL	OLK	y .	2.7	4.7	5.6	2.7	5.9	115
^t PZH	ŌĒ	Q	1.2	3.4	4.8	1.2	5.6	ns
t _{PZL}	ÛE	Q	1.6	3.5	4.7	1.6	5.3	115
^t PHZ	OE	Q	2.2	5.5	7.1	2.2	8.2	ns
t _{PLZ}	UE	Q	2.2	4.3	5.8	2.2	6.6	115



SCBS205C - MARCH 1993 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54ABT16374A, 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs



 PRODUCT FOLDER | PRODUCT INFO:
 FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG |

 APPLICATION NOTES | USER GUIDES | BLOCK DIAGRAMS | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

SN54ABT16374A, 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ABT16374A	SN74ABT16374A
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)	-24/48	-32/64
No. of Outputs	16	16
Static Current	72	37
th (ns)	1.5	1.3
tpd max (ns)	6.1	6.2
tsu (ns)	1.3	1.1
Logic	True	True

FEATURES

Back to Top

- Members of the Texas Instruments *Widebus*TM Family
- State-of-the-Art EPIC-II BTM BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

DESCRIPTION

Back to Top

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

OE\ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE\ should be tied to V_{CC} through a

Product Folder: SN54ABT16374A, 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs

pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16374A is characterized for operation from -40°C to 85°C.

	T	ECHNIC	AL DO	CUMENTS									▲Back to Top
T	o viev	w the f	ollowin	g documen	ts, <u>A</u>	crobat R	eader 4	1. <u>0</u> is	requi	red.			
-									. 1	1. 1	 10		

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Back to Top

Full datasheet in Acrobat PDF: sn54abt16374a.pdf (109 KB,Rev.C) (Updated: 05/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for <u>Digital Logic</u>

- Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B) (SCBA008B Updated: 06/01/1997)
- Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A) (SCBA001A Updated: 03/01/1997)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A) (SCBA006A Updated: 12/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. C) (SCBA017C Updated: 11/22/2002)
- <u>TI IBIS File Creation, Validation, and Distribution Processes</u> (SZZA034 Updated: 08/29/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

MORE LITERATURE

▲Back to Top

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

	BLOCK DIAGRAMS	▲Back to Top
Radar		
PRI	CING/AVAILABILITY/PKG	▲Back to Top

Product Folder: SN54ABT16374A, 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs

DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	<u>DSCC</u> <u>NUMBER</u>	<u>PRODUCT</u> <u>CONTENT</u>	<u>BUDGETARY</u> <u>PRICING</u> QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
5962-9320101MXA	ACTIVE	<u>CFP</u> (WD) 48	-55 TO 125		View Contents	1KU 22.39	1	<u>1813</u> *	>10k 20 May	8 WKS	EBV Electronik	15	BUY NOW
											<u>Avnet</u> Americas	4	BUY NOW
SNJ54ABT16374AWD	ACTIVE	<u>CFP</u> (WD) 48	-55 TO 125	5962- 9320101MXA	View Contents	1KU 22.39	1	<u>37</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		

Table Data Updated on: 4/17/2003

 Products
 Applications
 Support
 my.TI

 Texas Instruments
 © Copyright 1995-2002
 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use