

M2114A 1024 x 4 BIT STATIC RAM

Military


	M2114AL-3	M2114AL-4	M2114A-4	M2114AL-5
Max. Access Time (ns)	150	200	200	250
Max. Current (mA)	50	50	70	70

- HMOS Technology
- Low Power, High Speed
- Identical Cycle and Access Times
- Single +5V Supply ±10%
- High Density 18-Pin Package
- Completely Static Memory—No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- M2114 Upgrade
- Military Temperature Range -55°C to + 125°C (T_C)
- Not Recommended for New Designs

The Intel M2114A is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, therefore it requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The M2114A is designed for memory applications where the high performance and high reliability of HMOS, low cost, large bit storage, and simple interfacing are important design objectives. The M2114A is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a signal +5V supply. A separate Chip Select (CS) lead allows easy selection of an individual packge when outputs are or-tied.





ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias65°C to +135°C
Storage Temperature65°C to +150°C
Voltage on any Pin With Respect to Ground3.5V to +7V
Power Dissipation1.0W
D.C. Output Current 5 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Operating Conditions

Symbol	Parameter	Min	Max	Units
T _C	Case Temperature (Instant On)	-55	+ 125	ំ
V _{CC}	Digital Supply Voltage	4.50	5.50	>

D.C. AND OPERATING CHARACTERISTICS (Over Specified Operating Conditions)

0		M2114AL-3/L-4			M2114A-4/-5			Units	Comments	
Symbol	Parameter	Min	Typ(2)	Max	Min	Typ(2)	Max	Uffiles	Comments	
ILI	Input Load Current (All Input Pins)			10			10	μΑ	$V_{IN} = 0 \text{ to } 5.5V$	
ILO	I/O Leakage Current		10				10	μΑ	$\overline{CS} = V_{IN}$ $V_{I/O} = GND \text{ to } V_{CC}$	
lcc	Power Supply Current		25	50		50	70	mA	$V_{CC} = \text{max}, I_{I/O} = 0 \text{ mA},$ $T_C = -55^{\circ}\text{C}$	
V _{IL}	Input Low Voltage	-3.0		0.8	-3.0		0.8	٧		
V _{IH}	Input High Voltage	2.0		6.0	2.0		6.0	٧		
loL	Output Low Current	2.1	9.0		2.1	9.0		mA	V _{OL} = 0.4V	
Гон	Output High Current	-1.0	-2.5		-1.0	-2.5		mA	V _{OH} = 2.4V	
los ⁽²⁾	Output Short Circuit			40			40	mA	V _{OUT} = GND	

^{1.} Typical values are for $T_C = 25^{\circ}C$ and $V_{CC} = 5.0V$. 2. Duration not to exceed 30 seconds.

CAPACITANCE $T_C = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance	5	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance	5	pF	$V_{IN} = 0V$

A.C. CONDITIONS OF TEST

Input Pulse Levels 0.8V to 2.	٧O
Input Rise and Fall Times	ns
Input and Output Timing Levels1.	5V
Output Load 1 TTL Gate and $C_L = 100$	рF






Figure 1


Figure 2





TYPICAL D.C. AND A.C. CHARACTERISTICS














271001-6



A.C. CHARACTERISTICS (Over Specified Operating Conditions)

READ CYCLE(1)


		M2114AL-3		M2114A-4/L-4		M2114A-5		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{RC}	Read Cycle Time	150		200		250		ns
t _A	Access Time		150		200		250	ns
tco	Chip Selection to Output Valid		70		70		85	ns
t _{CX} (2)	Chip Selection to Output Active	10		10		10		ns
t _{ОТD} (2)	Output 3-State from Deselection		40		50		60	ns
^t OHA	Output Hold from Address Change	15		15		15	,	ns

WRITE CYCLE(3)


		M2114AL-3		M2114	A-4/L-4	M2114A-5		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
twc	Write Cycle Time	150		200		250		ns
t _W (3)	Write Time	90		120		135		ns
twR	Write Release Time	0		0		0		ns
t _{OTW} (2)	Output 3-State from Write		40	•	50		60	ns
t _{DW}	Data to Write Time Overlap	90		120		135		ns
t _{DH}	Data Hold from Write Time	0		0		0		ns

WAVEFORMS

READ CYCLE(4)



WRITE CYCLE



- 1. A Read occurs during the overlap of a low CS and a high WE.
- 2. Measured at ±500 mV with 1 TTL Gate and C_L = 5 pf. Using Figure 2.

 3. A Write occurs during the overlap of a low CS and a low WE. t_W is measured from the latter of CS or WE going low to the earlier of CS or WE going high.
- WE give the state of the s
- 6. WE must be high during all address transitions.

8