

August 1998



National Semiconductor

## 54AC374 • 54ACT374

### Octal D Flip-Flop with TRI-STATE® Outputs

#### General Description



The 'AC/ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{OE}$ ) are common to all flip-flops.

#### Features

- $I_{cc}$  and  $I_{oz}$  reduced by 50%
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications

- Outputs source/sink 24 mA
- See '273 for reset version
- See '377 for clock enable version
- See '373 for transparent latch version
- See '574 for broadside pinout version
- See '564 for broadside pinout version with inverted outputs
- 'ACT374 has TTL-compatible inputs
- Standard Military Drawing (SMD)
  - 'AC374: 5962-87694
  - 'ACT374: 5962-87631

#### Logic Symbols




Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input
$\overline{OE}$	TRI-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Outputs


TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.

## Connection Diagrams

**Pin Assignment for DIP and Flatpak**



**Pin Assignment for LCC**



## Functional Description

The 'AC/ACT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

## Truth Table

Inputs			Outputs
D <sub>n</sub>	CP	$\overline{OE}$	O <sub>n</sub>
H	✓	L	H
L	✓	L	L
X	X	H	Z

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

✓ = LOW-to-HIGH Transition

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	±50 mA
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Junction Temperature ( $T_J$ )	
CDIP	175°C

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	
'AC	2.0V to 6.0V
'ACT	4.5V to 5.5V
Input Voltage ( $V_I$ )	0V to $V_{CC}$
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	
54AC/ACT	-55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
'AC Devices	
$V_{IN}$ from 30% to 70% of $V_{CC}$	
$V_{CC}$ @ 3.3V, 4.5V, 5.5V	125 mV/ns
'MIN	
'MAX	
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
'ACT Devices	
$V_{IN}$ from 0.8V to 2.0V	
$V_{CC}$ @ 4.5V, 5.5V	125 mV/ns
'MIN	
'MAX	

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

## DC Characteristics for 'AC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	54AC		Units	Conditions		
			$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$					
			Guaranteed Limits					
$V_{IH}$	Minimum High Level Input Voltage	3.0 4.5 5.5	2.1 3.15 3.85		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
$V_{IL}$	Maximum Low Level Input Voltage	3.0 4.5 5.5	0.9 1.35 1.65		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
$V_{OH}$	Minimum High Level Output Voltage	3.0 4.5 5.5	2.9 4.4 5.4		V	$I_{OUT} = -50 \mu\text{A}$		
		3.0 4.5 5.5	2.4 3.7 4.7		V	(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$		
						-12 mA		
					$I_{OH}$	-24 mA		
						-24 mA		
$V_{OL}$	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.1 0.1 0.1		V	$I_{OUT} = 50 \mu\text{A}$		
		3.0 4.5 5.5	0.50 0.50 0.50		V	(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$		
						12 mA		
					$I_{OL}$	24 mA		
						24 mA		
$I_{IN}$	Maximum Input Leakage Current	5.5	±1.0		$\mu\text{A}$	$V_I = V_{CC}, \text{ GND}$		
$I_{OZ}$	Maximum TRI-STATE Current	5.5	±5.0		$\mu\text{A}$	$V_I (\text{OE}) = V_{IL}, V_{IH}$ $V_I = V_{CC}, \text{ GND}$ $V_O = V_{CC}, \text{ GND}$		

## DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	54AC	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
I <sub>OLD</sub>	(Note 3) Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

I<sub>CC</sub> for 54AC @ 25°C is identical to 74AC @ 25°C.

## DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	54ACT	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5	2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	2.0		
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	0.8		
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
		5.5	5.4		
		4.5	3.70	V	(Note 5) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> -24 mA
		5.5	4.70		-24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5	0.1	V	I <sub>OUT</sub> = 50 μA
		5.5	0.1		
		4.5	0.50	V	(Note 5) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> 24 mA
		5.5	0.50		24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OZ</sub>	Maximum TRI-STATE Current	5.5	±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>O</sub> = V <sub>CC</sub> , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1V
I <sub>OLD</sub>	(Note 6) Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: I<sub>CC</sub> for 54ACT @ 25°C is identical to 74ACT @ 25°C.

### AC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V) (Note 8)	54AC		Units	Fig. No.		
			$T_A = -55^\circ C$ to $+125^\circ C$					
			$C_L = 50 \text{ pF}$					
			Min	Max				
$f_{max}$	Maximum Clock Frequency	3.3	60		MHz			
		5.0	95					
$t_{PLH}$	Propagation Delay CP to $O_n$	3.3	3.0	16.5	ns			
		5.0	3.0	12.0				
$t_{PHL}$	Propagation Delay CP to $O_n$	3.3	3.0	15.0	ns			
		5.0	3.0	11.0				
$t_{PZH}$	Output Enable Time	3.3	1.0	14.0	ns			
		5.0	1.5	10.5				
$t_{PZL}$	Output Enable Time	3.3	1.0	14.0	ns			
		5.0	1.5	10.5				
$t_{PHZ}$	Output Disable Time	3.3	1.0	16.0	ns			
		5.0	1.5	12.5				
$t_{PLZ}$	Output Disable Time	3.3	1.0	13.0	ns			
		5.0	1.5	10.5				

Note 8: Voltage Range 3.3 is 3.3V  $\pm 0.3V$

Voltage Range 5.0 is 5.0V  $\pm 0.5V$

### AC Operating Requirements

Symbol	Parameter	$V_{CC}$ (V) (Note 9)	54AC		Units	Fig. No.		
			$T_A = -55^\circ C$ to $+125^\circ C$					
			$C_L = 50 \text{ pF}$					
			Guaranteed Minimum					
$t_s$	Setup Time, HIGH or LOW $D_n$ to CP	3.3	6.5		ns			
		5.0	5.0					
$t_h$	Hold Time, HIGH or LOW $D_n$ to CP	3.3	1.0		ns			
		5.0	1.5					
$t_w$	CP Pulse Width, HIGH or LOW	3.3	6.5		ns			
		5.0	5.0					

Note 9: Voltage Range 3.3 is 3.3V  $\pm 0.3V$

Voltage Range 5.0 is 5.0V  $\pm 0.5V$

### AC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V) (Note 10)	54ACT		Units	Fig. No.		
			$T_A = -55^\circ C$ to $+125^\circ C$					
			$C_L = 50 \text{ pF}$					
			Min	Max				
$f_{max}$	Maximum Clock Frequency	5.0	70		MHz			
$t_{PLH}$	Propagation Delay CP to $O_n$	5.0	1.5	12.0	ns			
$t_{PHL}$	Propagation Delay CP to $O_n$	5.0	1.5	11.5	ns			
$t_{PZH}$	Output Enable Time	5.0	1.5	11.5	ns			

### AC Electrical Characteristics (Continued)

Symbol	Parameter	$V_{CC}$ (V) (Note 10)	54ACT		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Max		
$t_{PZL}$	Output Enable Time	5.0	1.5	11.5	ns	
$t_{PHZ}$	Output Disable Time	5.0	1.5	13.0	ns	
$t_{PLZ}$	Output Disable Time	5.0	1.5	11.0	ns	

Note 10: Voltage Range 5.0 is  $5.0V \pm 0.5V$

### AC Operating Requirements

Symbol	Parameter	$V_{CC}$ (V) (Note 11)	54ACT		Fig. No.	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum			
$t_s$	Setup Time, HIGH or LOW $D_n$ to CP	5.0	5.5		ns	
$t_h$	Hold Time, HIGH or LOW $D_n$ to CP	5.0	1.5		ns	
$t_w$	CP Pulse Width, HIGH or LOW	5.0	5.0		ns	


Note 11: Voltage Range 5.0 is  $5.0V \pm 0.5V$

### Capacitance


Symbol	Parameter	Typ	Units	Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
$C_{PD}$	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0V$

## Physical Dimensions

inches (millimeters) unless otherwise noted




20 Terminal Ceramic Leadless Chip Carrier (L)  
NS Package Number E20A



20 Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J20A

## 54AC374 • 54ACT374 Octal D Flip-Flop with TRI-STATE Outputs

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor  
Corporation  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

[www.national.com](http://www.national.com)

National Semiconductor  
Europe  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor  
Asia Pacific Customer  
Response Group  
Tel: 65-2544466  
Fax: 65-2504466  
Email: sea.support@nsc.com

National Semiconductor  
Japan Ltd.  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179