### **SRAM**

### **16K x 4 SRAM**

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 8\*, 10, 12, 15, 20 and 25ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

OPTIONS	MARKING
• Timing	
8ns access	- 8*
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25

#### • Packages

Plastic DIP (300 mil)	None
Plastic SOI (300 mil)	DI

NOTE: Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

#### 2V data retention

•	Temp	perature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to +125°C)	XT

• Part Number Example: MT5C6405DJ-15 L IT

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. This enhancement can place the outputs in High-Z for additional flexibility in system design.

#### PIN ASSIGNMENT (Top View)

## **24-Pin DIP** (SA-3)

<b>A</b> 5 [	1	$\cup$	24	] Vcc
A6 [	2		23	A4
A7 [	3		22	A3
A8 [	4		21	A2
<b>A</b> 9 [	5		20	] A1
A10 [	6		19	] A0
A11 [	7		18	] NC
A12 [	8		17	DQ4
A13 [	9		16	] DQ3
Œ [	10		15	] DQ2
ŌE {	11		14	DQ1
Vss [	12		13	WE

### **24-Pin SOJ** (SD-1)


A5 [	1	24	b vcc
A6 [	2	23	A4
<b>A</b> 7 [	3	22	3 A3
A8 🗆	4	21	A2
A9 [	5	20	A1
A10 [	6	19	A0
A11 [	7	18	D NC
A12 [	8	17	DQ d
A13 E		16	DQ:
CE [		15	DQ d
OÉ [	11	14	DQ t
Vss [	12	13	) WE
			•

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{OE}$  and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

<sup>\*</sup>Preliminary

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

#### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
Voltage on any pin relative to Vss	-1V to Vcc +1V

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

| MENDED DC OPERATING CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES | device at these or any other conditions above those indi-

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	4.5	5.5	V	1

				MAX							
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8÷	-10	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	170	155	140	120	110	110	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	20	60	50	45	40	35	35	mA	14
	$\overline{CE} \ge Vcc -0.2V$ ; $Vcc = MAX$ $Vin \le Vss +0.2V$ or $Vin \ge Vcc -0.2V$ ; $f = 0$	ISB2	0.4	3	3	3	3	3	5	mA	14

<sup>\*</sup>Preliminary

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13)  $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION		-8	*	-10		-12		-15		-20		-25			
		MIN	MAX	UNITS	NOTES										
READ Cycle															
READ cycle time	tRC	8		10		12		15		20		25		ns	
Address access time	¹AA		8		10		12		15		20		25	ns	
Chip Enable access time	†ACE		7		8		10		12		15		20	ns	
Output hold from address change	tОН	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE <sup>†</sup>	2		2		2		2		2		2	2.5	ns	7, 15
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0	<u> </u>	ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25	ns	
Output Enable access time	†AOE		3.5		4		5		6		7		8	ns	
Output Enable to output in Low-Z	¹LZOE	0		0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		3.5		4		5		6		7		8	ns	6
WRITE Cycle													_		
WRITE cycle time	¹WC	8		10		12		15		20	_	25		ns	
Chip Enable to end of write	1CM	6.5		8		10		12		15		20		ns	
Address valid to end of write	t <sub>AW</sub>	6.5		8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		0		ns	
Address hold from end of write	tAH.	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	5.5		7		8		10		12		15		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		ns	
Data setup time	tDS	4.5		6		7		8		9		10		ns	
Data hold time	tDH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		ns	7
Write Enable to output in High-Z	tHZWE		4	-	5		5		6		8		8	ns	6, 7

<sup>\*</sup>These specifications are preliminary.

<sup>†</sup>The difference between the shaded and unshaded parameters is explained in note 15 on the following page.

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.

- Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Refer to the IT/XT/AT section of Micron's SRAM
   Data Book for applicable non-commercial temperature range specifications.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.
- 15. New designs should use the <sup>t</sup>LZCE parameters shown unshaded. The shaded <sup>t</sup>LZCE parameters represent screened parts, which are available upon request until January 1, 1994.


### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			Vor	2			V	
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
	or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time	_		<sup>†</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	tRC			ns	4, 11


### LOW Vcc DATA RETENTION WAVEFORM




#### READ CYCLE NO. 18,9




#### **READ CYCLE NO. 27,8,10**



## WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



## WRITE CYCLE NO. 27, 12 (Write Enable Controlled)




DON'T CARE

UNDEFINED

**NOTE:** Output enable  $(\overline{OE})$  is inactive (HIGH).

## WRITE CYCLE NO. 3 12 (Write Enable Controlled)



**NOTE:** Output enable (OE) is active (LOW).