



N-Channel 240-V (D-S) MOSFET

PRODUCT SUMMARY					
Part Number	V _{DS} Min (V)	r _{DS(on)} (Ω)	V _{GS(th)} (V)	I _D (A)	Q _g (Typ)
TN2404K	240	4 @ V _{GS} = 10 V	0.8 to 2.0	0.2	4.87
TN2404KL/BS107KL		4 @ V _{GS} = 10 V	0.8 to 2.0	0.3	

FEATURES


- Low On-Resistance: 4 Ω
- Secondary Breakdown Free: 260 V
- Low Power/Voltage Driven
- Low Input and Output Leakage
- Excellent Thermal Stability

BENEFITS



- Low Offset Voltage
- Full-Voltage Operation
- Easily Driven Without Buffer
- Low Error Voltage
- No High-Temperature "Run-Away"

APPLICATIONS

- High-Voltage Drivers: Relays, Solenoids, Lamps, Hammers, Displays, Transistors, etc.
- Telephone Mute Switches, Ringer Circuits
- Power Supply, Converters
- Motor Control



Marking Code: K1ywI
 K1 = Part Number Code for TN2404K
 y = Year Code
 w = Week Code
 I = Lot Traceability



ORDERING INFORMATION

Standard Part Number	Lead (Pb)-Free Part Number	Option
TN2404K-T1	TN2404K-T1—E3	With Tape and Reel Folding Option
TN2404KL-TR1	TN2404KL-TR1—E3	Spool Option
BS107KL-TR1	BS107KL-TR1—E3	

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C UNLESS OTHERWISE NOTED)

Parameter	Symbol	TN2404K	TN2404KL/BS107KL	Unit
Drain-Source Voltage	V _{DS}	240		V
Gate-Source Voltage	V _{GS}	± 20		
Continuous Drain Current (T _J = 150 °C)	I _D	T _A = 25 °C	0.2	A
		T _A = 70 °C	0.16	
Pulsed Drain Current ^a	I _{DM}	0.8	1.4	
Power Dissipation	P _D	T _A = 25 °C	0.36	W
		T _A = 70 °C	0.23	
Thermal Resistance, Junction-to-Ambient	R _{thJA}	350 ^b	156	°C/W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150		°C

Notes
 a. Pulse width limited by maximum junction temperature.
 b. Surface mounted on an FR4 board.



SPECIFICATIONS (T _A = 25 °C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ ^a	Max	
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 100 μA	240	257		V
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	0.8	1.65	2.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 192 V, V _{GS} = 0 V T _J = 55 °C			1	μA
					10	
On-State Drain Current ^b	I _{D(on)}	V _{DS} = 10 V, V _{GS} = 10 V	0.8			A
		V _{DS} = 10 V, V _{GS} = 4.5 V	0.5			
Drain-Source On-Resistance ^b	r _{DS(on)}	V _{GS} = 10 V, I _D = 0.3 A		2.2	4	Ω
		V _{GS} = 4.5 V, I _D = 0.2 A		2.3	4	
		V _{GS} = 2.5 V, I _D = 0.1 A		2.4	6	
Forward Transconductance ^b	g _{fs}	V _{DS} = 10 V, I _D = 0.3 A		1.6		S
Diode Forward Voltage	V _{SD}	I _S = 0.3 A, V _{GS} = 0 V		0.8	1.2	V
Dynamic^a						
Total Gate Charge	Q _g	V _{DS} = 192 V, V _{GS} = 10 V, I _D = 0.5 A		4.87	8	nC
Gate-Source Charge	Q _{gs}			0.56		
Gate-Drain Charge	Q _{gd}			1.53		
Turn-On Time	t _{d(on)}	V _{DD} = 60 V, R _L = 200 Ω I _D = 0.3 A, V _{GEN} = 10 V, R _G = 25 Ω		5	10	nS
	t _r			12	20	
Turn-Off Time	t _{d(off)}			35	60	
	t _r			16	25	

Notes


- a. For DESIGN AID ONLY, not subject to production testing.
- b. Pulse test: PW ≤ 300 μs duty cycle ≤ 2%.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Capacitance



Gate Charge




On-Resistance vs. Junction Temperature




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Normalized Thermal Transient Impedance, Junction-to-Ambient (TO-236, TN2404K Only)





TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

Normalized Effective Transient Thermal Impedance, Junction-to-Ambient
(TO-226AA, TN2404KL and TO-92-18RM, BS107KL Only)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72225>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.