

INTERNATIONAL CMOS TECHNOLOGY, INC.

93C56A/C66A

2,048/4,096-Bit Serial (5V only) CMOS Electrically Erasable Programmable Read Only Memory (EEPROM)

Features

■ Advanced CMOS EEPROM Technology

■ Read/Write Non-volatile Memory

- Single 5V supply operation
- 2,048 bits: 128 x 16 organization
- 4,096 bits: 256 x 16 organization
- Versatile, easy to use senal data interface

■ Low Power Consumption

- 3mA max Active
- 1mA max Standby, TTL interface
- 100μA max Standby, CMOS interface

■ Special Features

- Automatic-erase write instruction
- Ready/Busy status signal
- Software and hardware controlled write protection

■ Ideal For Low-Density Data Storage

- Low cost, space saving, 8-pin package
- Commercial, industrial, & military versions
- Interfaces with popular microcomputers (ie., COP4XX, 8048, 8049, 8051, 8096, 6805, 6801, TMS1000, Z8)

■ Application Versatility

 Alarms, Electronic Locks, Appliances, Terminals, Smart Cards, Robotics, Meters, Telephones, Tuners, etc.


■ Reliability

- 10,000 erase/write cycles
- Over 40 year data retention¹

General Description

The ICT 93C56A/C66A is a 2,048/4,096-bit, 5V-only, serial read/write, non-volatile memory device fabricated using an advanced CMOS EEPROM technology. Its 2,048/4,096 bits of memory are organized into 128/256 registers each. Each register is individually addressable for serial read or write operations. A versatile serial interface consisting of chip select, clock, data-in and data-out, can easily be controlled by popular microcomputers (ie., COP4XX, 8048, 8049, 8051, 6805, 6801, TMS1000,Z8) or standard microprocessors.

Low power consumption, low cost, and space efficiency make the ICT 93C56A/C66A an ideal candidate for high volume, low density data storage applications. Special features of the 93C56A/C66A include: automatic write time-out, ready/busy status signal, software controlled write protection, and ultra-low standby power mode when deselected (CS low). Additionally, the 93C56A/C66A offers functional compatibility with existing NMOS serial EEPROMs. The 93C56A/C66A is designed for applications requiring 10,000 erase/write cycles per register and 40 years of data retention.



Function Description

Device Operation ²

The ICT 93C56A/C66A are serial 2,048/4,096-bit non-volatile memory devices organized as 128/256 registers by 16 bits. Each register is independently addressable for read, write, or erase operations. Five, 11-bit instructions control the operation of the device. The 93C56A/C66A operates on a single 5 Volt supply, and will generate, on chip, the high voltage required for any programming operation.

The 93C56A/C66A provides two methods of protecting data from being accidentally disturbed. The Write-Disable (WDS) instruction will disable all programming functions until an Write-Enable (WEN) instruction is executed. A hardware control is also available in the form of the PE (program enable) control pin. To perform any programming instruction. PE must be held high while loading the instruction into the 93C56A/C66A. The PE control can be used to ensure that no data is accidentally disturbed by erratic switching of the microcontroller's outputs during power-up or powerdown. Voltage detection circuitry can be implemented to disable PE when the supply voltage drops below a user-specified voltage level. Note that the PE control pin is tied to an internal pull-up so that the pin may be left unconnected if the PE control feature is not to be used.

Instructions, address, and write data are clocked into the DI pin on the rising edge of the clock (SK). The instructions include: read; write; write enable, write disable; and write all. The format of each eleven-bit instruction, starting with the most sig-, nificant bit, is as follows: start bit (logical "1"); a twobit op code; and an eight-bit address(one "Don't Care" bit and seven address bits for the 93C56A). The DO pin is normally in a high-impedance state, except when reading data from the device, or when checking the BUSY/READY status after a programming operation. The BUSY/READY status can be determined after a programming operation by selecting the device (CS high) and polling the DO pin. DO low indicates that the programming operation is not completed (BUSY), while DO high indicates that the device is ready for the next operation (READY). DO will return to the high-impedance state when the next instruction is initiated.

Read (READ)

The read (READ) instruction outputs serial data on the DO pin. After a read instruction is received, the instruction and the address are decoded. Then data is transferred from the selected memory register to a 16-bit shift register and DO comes out of the highimpedance state. After sending a dummy bit (logical "0"), the 16-bit data string is shifted out of the device. The DO transitions occur on the rising edge of the clock and the data is stable after the specified delay too or tpp1.

Write Enable/Disable ³ (WEN /WDS)

The 93C56A/C66A powers up in the programming-disable state. Any programming after power-up, or following a write disable (WDS) instruction, must first be preceded by a write enable (WEN) instruction. The PE pin (if used) MUST be held high while loading the programming enable instruction. Once enabled, programming remains enabled until a write disable (WDS) instruction is executed or power is removed from the device. The write disable instruction disables all programming functions of the 93C56A/C66A and can be used to prevent accidentally disturbing data in the device. Data can be read from the 93C56A/C66A regardless of the programming enable/disable status.

Write (WRITE) 3

The 93C56A/C66A initiates an autoerase cycle when executing a write (WRITE) instruction, eliminating the need of an erase (ERASE) command. The write instruction (opcode plus address) is followed by 16 bits of data to be written into the specified address. After the last bit of data (Do) has been clocked into the DI pin, the CS (chip select) must be brought low before the next rising edge of the SK clock and held low for the minimum period specified by tcs. The falling edge of CS initiates the self-timed programming cycle. The PE pin (if used) MUST be held high while loading the write instruction. However, after loading the write instruction the PE pin becomes a "don't care". It is not necessary to clock the SK pin after initiating the self-timed write mode. The READY/BUSY status of the device can be determined by selecting the device and polling the DO pin.

Write All (WRAL) 3

The write-all (WRAL) instruction simultaneously programs all registers with the data pattern specified in the instruction. After receiving the write-all instruction and 16 bits of data, CS is brought low before the next rising edge of the SK clock and held low for a minimum period specified by tcs. The falling edge of CS initiates the self-timed write cycle. The PE pin (if used) MUST be held high while loading the write-all instruction. It is not necessary to clock the SK pin after initiating the self-timed write-all mode. The BUSY/READY status of the device can be determined by selecting the device and polling the DO pin.



93C56A/93C66A

Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damag

Symbol	Parameter	Conditions	Rating	Unit
Vcc	Supply Voltage	Relative to GND	- 0.6 to +7.5	٧
Vio	Voltage Applied to Any Pin	Relative to GND	- 0.6 to Vcc + 0.6	٧
Тѕт	Storage Temperature		- 65 to + 150	·c
TLT	Lead Temperature	Soldering 10 seconds	+ 300	.c

Operating Ranges		Commercial		Industrial (1)		Milita		
Symbol	Parameter	93C56A/C66A		93C56A/C66A		93C56A/C66A		Unit
		Min	Max	Min	Max	Min	Max	1
Vcc	Supply Voltage	4.5	5.5	4.5	5.5	4.5	5.5	٧
TA	Ambient Temperature ¹	0	+ 70	- 40	+ 85	- 55	+ 125	.c

DC and AC Electrical Characteristics

Over the operating range

Symbol	Parameter	Conditions	Commercial		Industrial		Military		Unit
		oonan.o.o	Min	Max	Min	Max	Min	Max	1
lcc	Power Supply Current, Active, TTL/CMOS Interface	Vcc = 5.5V, CS=SK=V _{IH} DO = Open, f = 2.0MHz		4		6		8	mA
ICCSB1	Supply Current, Standby, TTL Interface	Vcc = 5.5V, CS = V _{IL} DO = Open		100		150		200	μА
ICCSB2	Supply Current, Standby, CMOS Interface	V _{CC} = 5.5V, CS = V _{IL} DO = Open		50		100		200	μА
ViH	Input HIGH Level		2.0	Vcc+1	2.0	Vcc+1	2.0	Vcc+1	V
VIL	Input LOW Level		- 0.1	0.8	- 0.1	0.8	- 0.1	8.0	٧
Vон	Output HIGH Voltage	I _{OH} = - 0.4mA	2.2		2.2		2.2		٧
VoL	Output LOW Voltage	IOL = 2.1mA		0.4		0.4		0.4	٧
lu	Input Leakage Current	V _{IN} = 5.5V		±10		±10		±10	μΑ
ILO	Output Leakage Current	Vo=5.5V, CS=0, Vcc ≤ 5.5V		±10		±10		±10	μA
tskp	SK Period		500		500		1000		ns
tskw	SK Pulse Width	High or Low	200		200		400		ns
toss	CS High to SK High Delay		100		100		200		ns
tcsн	SK Low to CS Low Delay		0		0		0		ns
tois	Data Setup Time (Write)		200		200		400		ns
tDIH	Data Hold Time (Write)		200		200		400		ns
tpD1	Serial Clock to Output	C _L = 100pF, V _{OL} = 0.8V,		250		250		500	ns
tppo	Delay	V _{OH} = 2.0V, V _{IL} = 0.45V, VIH = 2.4V							
tE/W	Self-timed Program Cycle 4			10		10		20	ms
tcs	Min CS Low Time		250		250		250		ns
tsv	CS to Status Valid	CL = 100pF		500		500		1000	ns
toн, tıн	Falling Edge of CS to DO High Impedence			100		100		200	ns




Notes

- Note 1. ICT's E² devices are designed to endure 10,000 Erase/Write cycles and to retain data for at least forty years while operating at 55°C. ICT's standard test flow verifies at least ten years of data retention for Commercial and Industrial temperature devices and at least two years data retention for Military temperature devices. Data retention verification is performed on 100% of the units being shipped. Cycling endurance is verified by lot-sample testing.
- Note 2. If the power is removed or the CS pin is brought low during an instruction cycle, the device's instruction registers will be reset. Note that a power-down will totally reset the device. This means that the write-enable instruction (WEN) will need to be executed prior to any programming.
- Note 3. If the PE pin is brought to low during the loading of the instruction, this instruction (WEN, WDS, WRITE, and WRAL) may not be executed reliably.
- Note 4. Although the 93C56A/C66A self-timed program cycle allows software delay loops to be used to achieve the necessary Erase/Write delay, using the Ready/Busy feature is recommended instead. Using the Ready/Busy feature allows faster response time since tE/W will typically be less than the maximum specification.
- Note 5. A7 is a "Don't Care" bit for addressing the 93C56A.

Instruction set for the 93C56A/C66A


Instruction	uction Start Bit Opcode Address 5		Data	Comments		
READ	1	10	A7A6A5A4A3A2A1A0		Read address	
WRITE	1	01	A7A6A5A4A3A2A1A0	D ₁₅ - D ₀	Write to address	
WEN	1	00	1 1 X X X X X X		Write enable	
WDS	1	00	00XXXXXX		Write disable	
WRAL	1	00	0 1 X X X X X X	D ₁₅ - D ₀	Write all addresses	

Synchronous Data Timing Waveforms







Write Enable (WEN)/Write Disable (WDS) Timing Diagram



Write Cycle (WRITE) Timing Diagram



Read Cycle (READ) Timing Diagram



Write All (WRAL) Timing Diagram

