

**MOTOROLA**

Octal Transparent Latch With Active Low Enable 3-State Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/34601

The 54F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

Military 54F373**AVAILABLE AS:**


- 1) JAN: JM38510/34601BXA
- 2) SMD: *
- 3) 883C: 54F373/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2

*Call Factory for latest update

5

LOGIC DIAGRAM**PIN ASSIGNMENTS**

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
\overline{OE}	1	1	1	V _{CC}
Q ₀	2	2	2	OPEN
D ₀	3	3	3	V _{CC}
D ₁	4	4	4	V _{CC}
Q ₁	5	5	5	OPEN
Q ₂	6	6	6	OPEN
D ₂	7	7	7	V _{CC}
D ₃	8	8	8	V _{CC}
Q ₃	9	9	9	OPEN
GND	10	10	10	GND
LE	11	11	11	V _{CC}
Q ₄	12	12	12	OPEN
D ₄	13	13	13	V _{CC}
D ₅	14	14	14	V _{CC}
Q ₅	15	15	15	OPEN
Q ₆	16	16	16	OPEN
D ₆	17	17	17	V _{CC}
D ₇	18	18	18	V _{CC}
Q ₇	19	19	19	OPEN
V _{CC}	20	20	20	V _{CC}

BURN-IN CONDITIONS:

V_{CC} = 5.0 V MIN/6.0 V MAX

FUNCTIONAL DESCRIPTION

The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D

inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\bar{OE}) input. When \bar{OE} is LOW, the buffers are in the bi-state mode. When \bar{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.


TRUTH TABLE			
Inputs			Output
D_n	LE	\bar{OE}	Q_n
H	H	L	H
L	H	L	L
X	H	H	Z

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


Z = HIGH Impedance




AC TEST CIRCUIT



Test Type	S1
tPLH	open
tPHL	open
tPHZ	open
tPZH	open
tPLZ	closed
tPZL	closed



WAVEFORMS



54F373

5

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
	Static Parameters:	Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = - 1.0 mA, V _{IH} = 2.0 V, other inputs are open, OE = 0.8 V, LE = 2.0 V.		
V _{OL}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IL} = 0.8 V, other inputs are open, LE = 2.0 V, OE = 0.8 V.		
V _{IC}	Input Clamping Voltage		- 1.2					V	V _{CC} = 4.5 V, I _{IN} = - 18 mA, other inputs are open.		
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 4.5 V, V _{IH} = 2.7 V, other inputs are open.		
I _{IHH}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.		
I _{OD}	Diode Current	35		35		35		mA	V _{CC} = 4.5 V, V _{IN} = 0 V, other inputs are open, LE = 5.5 V, OE = 0 V, V _{OUT} = 2.5 V.		
I _{IL}	Logical "0" Input Current	- 0.03	- 0.6	- 0.03	- 0.6	- 0.03	- 0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open.		
I _{OS}	Output Short Circuit Current	- 60	- 150	- 60	- 150	- 60	- 150	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, other inputs are open, V _{OUT} = 0 V, LE = 5.5 V, OE = 0 V.		
I _{IOZH}	Output Off Current High		50		50		50	μA	V _{CC} = 5.5 V, V _{IN} = 0 V, other inputs are open, V _{OUT} = 2.4 V, OE = 2.0 V, LE = 5.5 V.		
I _{IOZL}	Output Off Current Low		- 50		- 50		- 50	μA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other inputs are open, V _{OUT} = 0.5 V, OE = 2.0 V, LE = 5.5 V.		
I _{ICCH}	Power Supply Current Off		55		55		55	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs), LE = 5.5 V, OE = 0 V.		
I _{ICCL}	Power Supply Current Off		60		60		60	mA	V _{CC} = 5.5 V, V _{IN} = 0 V (all inputs), LE = 5.5 V, OE = 0 V.		
I _{ICCZ}	Power Supply Current Off		60		60		60	mA	V _{CC} = 5.5 V, all inputs are open, LE & OE = 5.5 V.		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.		

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		Functional Tests		Subgroup 7		Subgroup 8A			
									per Truth Table with V _{CC} = 4.5 V, (Repeat at) V _{CC} = 5.5 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL1	Propagation Delay /Data-Output D _n to Q _n	2.0	5.0	2.0	7.0	2.0	7.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPLH1	Propagation Delay /Data-Output D _n to Q _n	3.0	7.0	3.0	8.5	3.0	8.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPHL2	Propagation Delay /Data-Output LE to Q _n	3.0	7.0	3.0	8.5	3.0	8.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPLH2	Propagation Delay /Data-Output LE to Q _n	5.0	11.5	5.0	15	5.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPLZ1	Output Disable Time, OE to Q _n	1.5	6.5	1.5	7.0	1.5	7.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPHZ1	Output Disable Time, OE to Q _n	1.5	6.5	1.5	10	1.5	10	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPZL1	Output Enable Time, OE to Q _n	2.0	7.5	2.0	10	2.0	10	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		
tPZH1	Output Enable Time, OE to Q _n	2.0	11	2.0	15	2.0	15	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω.		

NOTES:

1. Input pulse has the following characteristics: t_r = t_f ≤ 2.5 ns, PRR ≤ 1.0 MHz, Z_{OUT} ≥ 50 Ω.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. C_L = 50 pF ± 10% including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. R₁ = R₂ = 499 Ω ± 5.0%.