

GENERAL DESCRIPTION (continued)


input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2, conditioned by BWE# being LOW. GW# LOW causes all bytes to be written. Parity pins are only available on the x18 version. WRITE pass-through

makes written data immediately available at the output register during the READ cycle following a WRITE as controlled solely by OE# to improve cache system response.


The MT58LC128K16/18D8 operates from a +3.3V power supply and all inputs and outputs are TTL-compatible. The device is ideally suited for Pentium™ and PowerPC™ pipelined systems and systems that benefit from a very wide high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64- and 72-bit-wide applications.

FUNCTIONAL BLOCK DIAGRAM
128K x 16



NOTE: 1. Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

FUNCTIONAL BLOCK DIAGRAM
128K x 18



PIN DESCRIPTIONS

| TQFP PINS | SYMBOL | TYPE | DESCRIPTION |
|---|---------------|-------|--|
| 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 80, 48, 47, 46, 45, 44, 49 | A0-A16 | Input | Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. |
| 94, 93 | WEH#, WEL# | Input | Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2. Data I/O are tristated if either of these inputs are LOW and BWE# is LOW. |
| 87 | BWE# | Input | Byte Write Enable: This active LOW input permits byte write operations and must meet the setup and hold times around the rising edge of CLK. |
| 88 | GW# | Input | Global Write: This active LOW input allows a full 18-bit WRITE to occur independent of the BWE# and WEN# lines and must meet the setup and hold times around the rising edge of CLK. |
| 89 | CLK | Input | Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. |
| 98 | CE# | Input | Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. This input is sampled only when a new external address is loaded. |
| 92 | CE2# | Input | Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. |
| 97 | CE2 | Input | Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. |
| 86 | OE# | Input | Output Enable: This active LOW asynchronous input enables the data I/O output drivers. |
| 83 | ADV# | Input | Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated if a WRITE cycle is desired (to ensure use of correct address). |
| 84 | ADSP# | Input | Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE# being LOW. |



PIN DESCRIPTIONS (continued)

| TQFP PINS | SYMBOL | TYPE | DESCRIPTION |
|---|------------------|--------------|--|
| 85 | ADSC# | Input | Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH. |
| 31 | MODE | Input | Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating. |
| 64 | ZZ | Input | Snooze Enable: This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. |
| 58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23 | DQ1-DQ16 | Input/Output | SRAM Data I/O: Low Byte is DQ1-DQ8. High Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK. |
| 74, 24 | NC/DQP1, NC/DQP2 | NC/I/O | No Connect/Parity Data I/O: On the x18 version, Low Byte Parity is DQP1. High Byte Parity is DQP2. On the x16 version, these pins are No Connect (NC). |
| 4, 11, 14, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91 | Vcc | Supply | Power Supply: +3.3V +10%/-5%. Pin 14 does not have to be directly connected to Vcc as long as the input voltage is $\geq V_{IH}$. |
| 5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90 | Vss | Supply | Ground: GND |
| 38, 39, 42, 43 | DNU | - | Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation. |
| 1, 2, 3, 6, 7, 16, 25, 28, 29, 30, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96 | NC | - | No Connect: These signals are not internally connected. However, to improve package heat dissipation, these signals may be connected to ground. |



NEW SYNCBURST PIPELINED - 3.3V I/O

INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

| First Address (external) | Second Address (internal) | Third Address (internal) | Fourth Address (internal) |
|--------------------------|---------------------------|--------------------------|---------------------------|
| X...X00 | X...X01 | X...X10 | X...X11 |
| X...X01 | X...X00 | X...X11 | X...X10 |
| X...X10 | X...X11 | X...X00 | X...X01 |
| X...X11 | X...X10 | X...X01 | X...X00 |

LINEAR BURST ADDRESS TABLE (MODE = GND)

| First Address (external) | Second Address (internal) | Third Address (internal) | Fourth Address (internal) |
|--------------------------|---------------------------|--------------------------|---------------------------|
| X...X00 | X...X01 | X...X10 | X...X11 |
| X...X01 | X...X10 | X...X11 | X...X00 |
| X...X10 | X...X11 | X...X00 | X...X01 |
| X...X11 | X...X00 | X...X01 | X...X10 |

PARTIAL TRUTH TABLE FOR WRITE COMMANDS

| Function | GW# | BWE# | WEL# | WEH# |
|-----------------|-----|------|------|------|
| READ | H | H | X | X |
| READ | H | L | H | H |
| WRITE Low Byte | H | L | L | H |
| WRITE High Byte | H | L | H | L |
| WRITE all bytes | H | L | L | L |
| WRITE all bytes | L | X | X | X |

WRITE PASS-THROUGH TRUTH TABLE

| PREVIOUS CYCLE ¹ | | PRESENT CYCLE | | | NEXT CYCLE | |
|--|----------------------|--|-----|------|------------|-----------------------------------|
| OPERATION | WE#s | OPERATION | CE# | WE#s | OE# | OPERATION |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ^{2,3} | Initiate READ cycle Register A(n), Q = D(n-1) | L | H | L | Read D(n) |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ^{2,3} | No new cycle Q = D(n-1) | H | H | L | No carry-over from previous cycle |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ^{2,3} | No new cycle Q = HIGH-Z | H | H | H | No carry-over from previous cycle |
| Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1) | One L ² | No new cycle Q = D(n-1) for one byte Q = D(pre-existing) for three bytes | H | H | L | No carry-over from previous cycle |

- NOTE:**
1. Previous cycle may be either BURST or NONBURST cycle.
 2. BWE# is LOW when one or two WEN#'s are LOW.
 3. GW# LOW will yield identical results.



TRUTH TABLE

| OPERATION | ADDRESS USED | CE# | CE2# | CE2 | ZZ | ADSP# | ADSC# | ADV# | WRITE# | OE# | CLK | DQ |
|------------------------------|--------------|-----|------|-----|----|-------|-------|------|--------|-----|-----|--------|
| Deselected Cycle, Power-down | None | H | X | X | L | X | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power-down | None | L | X | L | L | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power-down | None | L | H | X | L | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power-down | None | L | X | L | L | H | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power-down | None | L | H | X | L | H | L | X | X | X | L-H | High-Z |
| SNOOZE MODE, Power-down | None | X | X | X | H | X | X | X | X | X | X | High-Z |
| READ Cycle, Begin Burst | External | L | L | H | L | L | X | X | X | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | L | L | X | X | X | H | L-H | High-Z |
| WRITE Cycle, Begin Burst | External | L | L | H | L | H | L | X | L | X | L-H | D |
| READ Cycle, Begin Burst | External | L | L | H | L | H | L | X | H | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | L | H | L | X | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | X | X | X | L | H | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | X | X | X | L | H | H | L | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | H | X | X | L | X | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | H | X | X | L | X | H | L | H | H | L-H | High-Z |
| WRITE Cycle, Continue Burst | Next | X | X | X | L | H | H | L | L | X | L-H | D |
| WRITE Cycle, Continue Burst | Next | H | X | X | L | X | H | L | L | X | L-H | D |
| READ Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | H | H | L-H | High-Z |
| READ Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | H | H | L-H | High-Z |
| WRITE Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | L | X | L-H | D |
| WRITE Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | L | X | L-H | D |

- NOTE:**
1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE#=L means any one or more byte write enable signals (WEL# or WEH#) and BWE# are LOW or GW# is LOW. WRITE#=H means all byte write enable signals are HIGH.
 2. WEL# enables WRITES to DQ1-DQ8, DQP1. WEH# enables WRITES to DQ9-DQ16, DQP2. DQP1 and DQP2 are only available on the x18 version.
 3. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 4. Wait states are inserted by suspending burst.
 5. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
 7. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



**MT58LC128K16/18D8
128K x 16/18 SYNCBURST SRAM**

NEW SYNCBURST PIPELINED - 3.3V I/O

ABSOLUTE MAXIMUM RATINGS*

| | |
|--|--------------------|
| Voltage on Vcc Supply Relative to Vss..... | -0.5V to +4.6V |
| VIN | -0.5V to +Vcc+0.5V |
| Storage Temperature (plastic)..... | -55°C to +150°C |
| Junction Temperature** | +150°C |
| Short Circuit Output Current | 100mA |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = +3.3V ±10%/ -5% unless otherwise noted)

| DESCRIPTION | CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES |
|------------------------------|---|-----------------|-------|-----------|-------|-------|
| Input High (Logic 1) Voltage | | V _{IH} | 2.0 | Vcc + 0.3 | V | 1, 2 |
| Input Low (Logic 0) Voltage | | V _{IL} | -0.3 | 0.8 | V | 1, 2 |
| Input Leakage Current | 0V ≤ V _{IN} ≤ Vcc | I _{LI} | -1 | 1 | µA | 14 |
| Output Leakage Current | Output(s) disabled, 0V ≤ V _{IN} ≤ Vcc | I _{LO} | -1 | 1 | µA | |
| Output High Voltage | I _{OH} = -4.0mA | V _{OH} | 2.4 | | V | 1, 11 |
| Output Low Voltage | I _{OL} = 8.0mA | V _{OL} | | 0.4 | V | 1, 11 |
| Supply Voltage | | Vcc | 3.135 | 3.6 | V | 1 |

| DESCRIPTION | CONDITIONS | SYM | TYP | MAX | | | | | | UNITS | NOTES |
|---------------------------------|---|------------------|-----|------|-----|-----|-----|-----|-----|-------|-----------|
| | | | | -4.5 | -5 | -6 | -7 | -8 | -9 | | |
| Power Supply Current: Operating | Device selected; all inputs ≤ V _{IL} or ≥ V _{IH} ; cycle time ≥ 1/4 KC MIN; Vcc = MAX; outputs open | I _{CC} | 125 | 350 | 300 | 250 | 230 | 150 | 150 | mA | 3, 12, 13 |
| Power Supply Current: Idle | Device selected; Vcc = MAX; ADSC#, ADSP#, GW#, BW#, ADV# ≥ V _{IH} ; all inputs ≤ Vss + 0.2 or ≥ Vcc - 0.2; cycle time ≥ 1/4 KC MIN | I _{CC1} | 30 | 80 | 80 | 75 | 70 | 50 | 50 | mA | 3, 12, 13 |
| CMOS Standby | Device deselected; Vcc = MAX; all inputs ≤ Vss + 0.2 or ≥ Vcc - 0.2; all inputs static; CLK frequency = 0 | I _{SB2} | 0.5 | 5 | 5 | 5 | 5 | 5 | 5 | mA | 12, 13 |
| TTL Standby | Device deselected; Vcc = MAX; all inputs ≤ V _{IL} or ≥ V _{IH} ; all inputs static; CLK frequency = 0 | I _{SB3} | 15 | 25 | 25 | 25 | 25 | 25 | 25 | mA | 12, 13 |
| Clock Running | Device deselected; Vcc = MAX; all inputs ≤ Vss + 0.2 or ≥ Vcc - 0.2; cycle time ≥ 1/4 KC MIN | I _{SB4} | 30 | 80 | 80 | 75 | 70 | 50 | 50 | mA | 12, 13 |



MT58LC128K16/18D8
128K x 16/18 SYNCBURST SRAM

NEW SYNCBURST PIPELINED - 3.3V I/O

CAPACITANCE

| DESCRIPTION | CONDITIONS | SYMBOL | TYP | MAX | UNITS | NOTES |
|-------------------------------------|---|--------|-----|-----|-------|-------|
| Control Input Capacitance | $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$ $V_{CC} = 3.3\text{V}$ | C_i | 3 | 4 | pF | 4 |
| Input/Output Capacitance (DQ) | | C_o | 6 | 8 | pF | 4 |
| Address and Clock Input Capacitance | | C_A | 2.5 | 3 | pF | 4 |

THERMAL CONSIDERATIONS

| DESCRIPTION | CONDITIONS | SYMBOL | TQFP TYP | UNITS | NOTES |
|--|---|---------------|----------|--------------------|-------|
| Thermal resistance - Junction to Ambient | Still air, soldered on 4.25 x 1.125 inch 4-layer PCB | θ_{JA} | 20 | $^\circ\text{C/W}$ | |
| Thermal resistance - Junction to Case | | θ_{JC} | 1 | $^\circ\text{C/W}$ | |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}; V_{CC} = +3.3\text{V} \pm 10\%/-5\%$)

| DESCRIPTION | SYM | -4.5 | | -5 | | -6 | | -7 | | -8 | | -9 | | UNITS | NOTES |
|---------------------------------------|------------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|---------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Clock | | | | | | | | | | | | | | | |
| Clock cycle time | t_{KC} | 8 | | 10 | | 12 | | 13 | | 20 | | 20 | | ns | |
| Clock HIGH time | t_{KH} | 3 | | 4 | | 4.5 | | 5 | | 6 | | 6 | | ns | |
| Clock LOW time | t_{KL} | 3 | | 4 | | 4.5 | | 5 | | 6 | | 6 | | ns | |
| Output Times | | | | | | | | | | | | | | | |
| Clock to output valid | t_{KQ} | | 4.5 | | 5 | | 6 | | 7 | | 8 | | 9 | ns | |
| Clock to output invalid | t_{KQX} | 1.5 | | 1.5 | | 2 | | 2 | | 2 | | 2 | | ns | |
| Clock to output in Low-Z | t_{KQLZ} | 1.5 | | 1.5 | | 2 | | 2 | | 2 | | 2 | | ns | 4, 6, 7 |
| Clock to output in High-Z | t_{KQHZ} | | 4.5 | | 5 | | 5 | | 6 | | 6 | | 6 | ns | 4, 6, 7 |
| OE# to output valid | t_{OEQ} | | 4.5 | | 5 | | 5 | | 5 | | 6 | | 6 | ns | 9 |
| OE# to output in Low-Z | t_{OELZ} | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 4, 6, 7 |
| OE# to output in High-Z | t_{OEHZ} | | 3 | | 4 | | 5 | | 6 | | 6 | | 6 | ns | 4, 6, 7 |
| Setup Times | | | | | | | | | | | | | | | |
| Address | t_{AS} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Address Status (ADSC#, ADSP#) | t_{ADSS} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Address Advance (ADV#) | t_{AAS} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Write Signals (WEL#, WEH#, BWE#, GW#) | t_{WS} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Data-in | t_{DS} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Chip Enables (CE#, CE2#, CE2) | t_{CES} | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | 3.5 | | ns | 8, 10 |
| Hold Times | | | | | | | | | | | | | | | |
| Address | t_{AH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |
| Address Status (ADSC#, ADSP#) | t_{ADSH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |
| Address Advance (ADV#) | t_{AAH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |
| Write Signals (WEL#, WEH#, BWE#, GW#) | t_{WH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |
| Data-in | t_{DH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |
| Chip Enables (CE#, CE2#, CE2) | t_{CEH} | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.8 | | ns | 8, 10 |

AC TEST CONDITIONS

| | |
|-------------------------------------|-------------------------|
| Input pulse levels | V _{SS} to 3.0V |
| Input rise and fall times | 2.5ns |
| Input timing reference levels | 1.5V |
| Output reference levels | 1.5V |
| Output load | See Figures 1 and 2 |




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

1. All voltages referenced to V_{SS} (GND).
2. Overshoot: V_{IH} ≤ +4.6V for t ≤ ¹KC / 2 for I ≤ 20mA
Undershoot: V_{IL} ≥ -0.7V for t ≤ ¹KC / 2 for I ≤ 20mA
Power-up: V_{IH} ≤ +3.6V and V_{CC} ≤ 3.135V for t ≤ 200ms
3. I_{CC} is given with no output current. I_{CC} increases with greater output loading and faster cycle times.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with C_L = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, ¹KQHZ is less than ¹KQLZ.
8. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and (ADSC# or ADV# LOW) or ADSP# LOW for the required setup and hold times.
9. OE# is a "don't care" when a byte write enable is sampled LOW.
10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP# or ADSC# is LOW) to remain enabled.
11. The load used for V_{OH}, V_{OL} testing is shown in Fig. 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
12. "Device Deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device Selected" means device is active (not in POWER-DOWN mode).
13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
14. MODE pin has an internal pull-up and exhibits an input leakage current of ±10μA.

LOAD DERATING CURVES

Micron 128K x 16 or 128K x 18 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30pF. Access time changes with load capacitance as follows:

$$\Delta^1KQ = 0.0268 \text{ ns/pF} \times \Delta C_L \text{ pF.}$$

(Note: this is preliminary information subject to change.)

For example, if the SRAM loading is 22pF, ΔC_L is -8pF (8pF less than rated load). The clock to valid output time of the SRAM is reduced by 0.0268 x 8 = 0.214ns. If the device is an 8ns part, the worst case ¹KQ becomes 11.79ns (approximately).

Consult the factory for copies of I/O current versus voltage curves. For capacitive loading derating curves see Micron Technical Note TN-05-20, "3.3V SRAM Capacitive Loading."

SNOOZE MODE

SNOOZE MODE is a low current, "power-down" mode in which the device is deselected and current is reduced to I_{SB2} . The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


The ZZ pin (pin 64) is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic HIGH, I_{SB2} is guaranteed after the setup time t_{ZZ} is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

| DESCRIPTION | CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES |
|-------------------------------------|------------------|------------|-------------|-------------|-------|-------|
| Current during SNOOZE MODE | $ZZ \geq V_{IH}$ | I_{SB2Z} | | 5 | mA | |
| ZZ HIGH to SNOOZE MODE time | | t_{ZZ} | $2(t_{KC})$ | | ns | 1 |
| SNOOZE MODE Operation recovery time | | t_{RZZ} | | $2(t_{KC})$ | ns | 1 |

NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM





NEW


SYNCBURST PIPELINED - 3.3V I/O

READ TIMING PARAMETERS

| SYM | -4.5 | | -5 | | -6 | | UNITS |
|-------------------|------|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| ^t KC | 8 | | 10 | | 12 | | ns |
| ^t KH | 3 | | 4 | | 4.5 | | ns |
| ^t KL | 3 | | 4 | | 4.5 | | ns |
| ^t KQ | | 4.5 | | 5 | | 6 | ns |
| ^t KQX | 1.5 | | 1.5 | | 2 | | ns |
| ^t KQLZ | 1.5 | | 1.5 | | 2 | | ns |
| ^t KQHZ | | 4.5 | | 5 | | 5 | ns |
| ^t OEQ | | 4.5 | | 5 | | 5 | ns |
| ^t OELZ | 0 | | 0 | | 0 | | ns |
| ^t OEHZ | | 3 | | 4 | | 5 | ns |
| ^t AS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t ADSS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t AAS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t WS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t CES | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t AH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t ADSH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t AAH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t WH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t CEH | 0.5 | | 0.5 | | 0.5 | | ns |

| SYM | -7 | | -8 | | -9 | | UNITS |
|-------------------|-----|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| ^t KC | 13 | | 20 | | 20 | | ns |
| ^t KH | 5 | | 6 | | 6 | | ns |
| ^t KL | 5 | | 6 | | 6 | | ns |
| ^t KQ | | 7 | | 8 | | 9 | ns |
| ^t KQX | 2 | | 2 | | 2 | | ns |
| ^t KQLZ | 2 | | 2 | | 2 | | ns |
| ^t KQHZ | | 6 | | 6 | | 6 | ns |
| ^t OEQ | | 5 | | 6 | | 6 | ns |
| ^t OELZ | 0 | | 0 | | 0 | | ns |
| ^t OEHZ | | 6 | | 6 | | 6 | ns |
| ^t AS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t ADSS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t AAS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t WS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t CES | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t AH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t ADSH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t AAH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t WH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t CEH | 0.5 | | 0.5 | | 0.8 | | ns |

WRITE TIMING



- NOTE:**
1. D(A2) refers to input for address A2. Q(A2+1) refers to input for the next internal burst address following A2.
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
 4. ADV# must be HIGH to permit a WRITE to the loaded address.
 5. Full width WRITE can be initiated by GW# LOW or GW# HIGH and BWE#, WEL# and WEH# LOW.




WRITE TIMING PARAMETERS

| SYM | -4.5 | | -5 | | -6 | | UNITS |
|-------------------|------|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| ^t KC | 8 | | 10 | | 12 | | ns |
| ^t KH | 3 | | 4 | | 4.5 | | ns |
| ^t KL | 3 | | 4 | | 4.5 | | ns |
| ^t OEHZ | | 3 | | 4 | | 5 | ns |
| ^t AS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t ADSS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t AAS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t WS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t DS | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t CES | 2.5 | | 2.5 | | 2.5 | | ns |
| ^t AH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t ADSH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t AAH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t WH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t DH | 0.5 | | 0.5 | | 0.5 | | ns |
| ^t CEH | 0.5 | | 0.5 | | 0.5 | | ns |

| SYM | -7 | | -8 | | -9 | | UNITS |
|-------------------|-----|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| ^t KC | 13 | | 20 | | 20 | | ns |
| ^t KH | 5 | | 6 | | 6 | | ns |
| ^t KL | 5 | | 6 | | 6 | | ns |
| ^t OEHZ | | 6 | | 6 | | 6 | ns |
| ^t AS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t ADSS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t AAS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t WS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t DS | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t CES | 2.5 | | 3.0 | | 3.5 | | ns |
| ^t AH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t ADSH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t AAH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t WH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t DH | 0.5 | | 0.5 | | 0.8 | | ns |
| ^t CEH | 0.5 | | 0.5 | | 0.8 | | ns |

READ/WRITE TIMING



- NOTE:**
1. Q(A4) refers to output from address A4. Q(A4+1) refers to output from the next internal burst address following A4.
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.
 4. GW# is HIGH.
 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.



MT58LC128K16/18D8
128K x 16/18 SYNCBURST SRAM

NEW SYNCBURST PIPELINED - 3.3V I/O

READ/WRITE TIMING PARAMETERS

| SYM | -4.5 | | -5 | | -6 | | UNITS |
|-------------------|------|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{KC} | 8 | | 10 | | 12 | | ns |
| t _{KH} | 3 | | 4 | | 4.5 | | ns |
| t _{KL} | 3 | | 4 | | 4.5 | | ns |
| t _{KQ} | | 4.5 | | 5 | | 6 | ns |
| t _{KQLZ} | 1.5 | | 1.5 | | 2 | | ns |
| t _{OELZ} | 0 | | 0 | | 0 | | ns |
| t _{OEZH} | | 3 | | 4 | | 5 | ns |
| t _{AS} | 2.5 | | 2.5 | | 2.5 | | ns |
| t _{ADSS} | 2.5 | | 2.5 | | 2.5 | | ns |
| t _{WS} | 2.5 | | 2.5 | | 2.5 | | ns |
| t _{DS} | 2.5 | | 2.5 | | 2.5 | | ns |
| t _{CES} | 2.5 | | 2.5 | | 2.5 | | ns |
| t _{AH} | 0.5 | | 0.5 | | 0.5 | | ns |
| t _{ADSH} | 0.5 | | 0.5 | | 0.5 | | ns |
| t _{WH} | 0.5 | | 0.5 | | 0.5 | | ns |
| t _{DH} | 0.5 | | 0.5 | | 0.5 | | ns |
| t _{CEH} | 0.5 | | 0.5 | | 0.5 | | ns |




| SYM | -7 | | -8 | | -9 | | UNITS |
|-------------------|-----|-----|-----|-----|-----|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{KC} | 13 | | 20 | | 20 | | ns |
| t _{KH} | 5 | | 6 | | 6 | | ns |
| t _{KL} | 5 | | 6 | | 6 | | ns |
| t _{KQ} | | 7 | | 8 | | 9 | ns |
| t _{KQLZ} | 2 | | 2 | | 2 | | ns |
| t _{OELZ} | 0 | | 0 | | 0 | | ns |
| t _{OEZH} | | 6 | | 6 | | 6 | ns |
| t _{AS} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{ADSS} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{WS} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{DS} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{CES} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{AH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t _{ADSH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t _{WH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t _{DH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t _{CEH} | 0.5 | | 0.5 | | 0.8 | | ns |

PACKAGE SELECTION GUIDE

| PACKAGE TYPE | REFERENCE CODE | PIN COUNT | WIDTH | PAGE |
|--------------|----------------|-----------|-------------------|------|
| TQFP | | | | |
| | SA | 100 | 14.0 mm x 20.0 mm | 7-1 |


| PACKAGE TYPE | REFERENCE CODE | PIN COUNT | HEIGHT | PAGE |
|--------------------|----------------|-----------|--------|------|
| MODULE DIMM | | | | |
| | SB | 160 | 1.150" | 7-2 |

100-PIN TQFP
SA-1




- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**160-PIN MODULE DIMM
SB-1**






**160-PIN MODULE DIMM
SB-2**



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

PACKAGE INFORMATION


100-PIN TQFP
SA-1




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**160-PIN MODULE DIMM
SB-1**



**160-PIN MODULE DIMM
SB-2**



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.