32K x 8 SRAM

MSM832 - 025/35

Issue 5.1 : September 2002

Elm Road, West Chirton, NORTH SHIELDS, Tyne & Wear NE29 8SE, England Tel. +44 (0)191 2930500 Fax. +44 (0) 191 2590997

Description


The MSM832 is a high speed Static RAM organised as 32K x 8 available with access times of 25 or 35 ns. The device is available in ceramic 32 pad LCC package. It features completely static operation with a low power standby mode and is 3.0V battery back-up compatible. It is directly TTL compatible and has common data inputs and outputs.

The device may be screened in accordance with MIL-STD-883.

32,768 x 8 CMOS High Speed Static RAM

Features

- Fast Access Times of 25/35 ns.
- JEDEC Standard footprint.
- Operating Power 908 mW (max)
- Low Power Standby 11 mW (max) -L version.
- Low Voltage Data Retention.
- Directly TTL compatible.
- Completely Static Operation.





DCOPERATING CONDITIONS

Absolute Maximum Ratings (1)

Voltage on any pin relative to $V_{ss}^{(2)}$	V_{T}	-0.5V to +7	V
Power Dissipation	Ρ _τ	1	W
Storage Temperature	T _{stg}	-65 to +150	°C

Notes : (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions							
Parameter	Symbol	min	typ	max	Unit		
Supply Voltage	V _{cc}	4.5	5.0	5.5	V		
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.5	V		
Input Low Voltage	V	-0.5	-	0.8	V		
Operating Temperature	T _A	0	-	70	°C		
	T _{AL}	-40	-	85	°C(Suffix I)		
	T _{AM}	-55	-	125	°C(Suffix M, MB)		

DC Electrical Characteristics ($V_{cc} = 5.0V \pm 10\%$, $T_{A} = -55^{\circ}C$ to $+125^{\circ}C$)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
Input Leakage Current	I _{LI}	V_{IN} =0V to V_{CC}	-2	-	2	μA		
Output Leakage Current	I _{LO}	$\overline{\text{CS}}=\text{V}_{\text{IH}} \text{ or } \overline{\text{OE}}=\text{V}_{\text{IH}} , \text{V}_{\text{I/O}}=\text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}} , \text{W}\overline{\text{E}}=\text{V}_{\text{IL}}$	-2	-	2	μA		
Average Supply Current	I _{cc}	$\overline{CS}=V_{IL},I_{I/O}=0$ mA, Min. Cycle, Duty=100%	-	-	165	mA		
Standby Supply Current	I _{SB1}	$\overline{CS}=V_{H}$,Min Cycle.	-	-	40	mA		
-L Versior	n I _{SB2}	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V, 0.2V $\ge V_{\text{IN}} \ge V_{\text{CC}}$ -0.2V	-	-	2.5	mA		
Output Voltage	V _{OL}	I _{oL} = 8.0 mA	-	-	0.4	V		
	$V_{\rm OH}$	I _{он} = -4.0 mA	2.4	-	-	V		

Capacitance (V _{cc} =5V±10%,T _A =25°C)							
Parameter	Symbol	Test Condition	min	typ	max	Unit	
Input Capacitance	C	$V_{IN} = 0V$	-	-	7	pF	
I/O Capacitance	C _{I/O}	V _{I/O} = 0V	-	-	8	pF	

Note: This parameter is not 100% tested.

Operating Modes

CS	OE	WE	V _{cc} Current	I/O Pin	Reference Cycle
1	Х	Х	I _{SB1} ,I _{SB2}	High Z	PowerDown
0	1	1	I _{cc}	High Z	
0	0	1	I _{cc}	D _{OUT}	Read Cycle
0	Х	0	I _{cc}	D _{IN}	Write Cycle
	1	1 X 0 1 0 0	1 X X 0 1 1 0 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

The table below shows the logic inputs required to control the MSM832 SRAM.

 $1 = V_{_{IH}}, \qquad \qquad 0 = V_{_{IL}}, \qquad X = Don't Care$

Low V_{cc} Data Retention Characteristics - L Version Only ($T_A = -55^{\circ}C$ to $+125^{\circ}C$)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V_{cc} for Data Retention	V_{DR}	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V, $V_{\text{IN}} \ge 0$ V	2.0	-	5.5	V			
Data Retention Current -L Version	I _{CCDR2}	$V_{cc}=2.0V, \overline{CS} \ge V_{cc}-0.2V, V_{N} \ge 0V$	/ -	-	600	μA			
Chip Deselect to Data Retention Time	t _{cdr}	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t _R	See Retention Waveform	$t_{\rm RC}^{(1)}$	-	-	ns			
Notes (1) t_{RC} = Read Cycle Time									

AC Test Conditions	Output Load	
* Input pulse levels: 0V to 3.0V	I/O Pin 166Ω	
* Input rise and fall times: 3ns	• • • • • • • • • • • • • • • • • • •	
* Input and Output timing reference levels: 1.5V	30pF	
* Output load: see diagram		
* V _{cc} =5V±10%		

3

ACOPERATING CONDITIONS


Read Cycle

-						
		2	5	3	5	
Parameter	Symbol	min	max	min	max	Unit
Read Cycle Time	t _{RC}	25	-	35	-	ns
Address Access Time	t _{AA}	-	25	-	35	ns
Chip Select Access Time	t _{ACS}	-	25	-	35	ns
Output Enable to Output Valid	t _{oe}	-	12	-	15	ns
Output Hold from Address Change	t _{он}	5	-	5	-	ns
Chip Selection to Output in Low Z	t _{CLZ}	6	-	6	-	ns
Output Enable to Output in Low Z	t _{olz}	0	-	0	-	ns
Chip Deselection to Output in High $Z^{(3)}$	t _{cHZ}	0	12	0	15	ns
Output Disable to Output in High $Z^{(3)}$	t _{онz}	0	12	0	15	ns


Write Cycle

		2	5	3	5	
Parameter	Symbol	min.	max	min	max	Unit
Write Cycle Time	t _{wc}	25	-	35	-	ns
Chip Selection to End of Write	t _{cw}	20	-	30	-	ns
Address Valid to End of Write	t _{AW}	20	-	30	-	ns
Address Setup Time	t _{AS}	0	-	0	-	ns
Write Pulse Width	t _{wP}	15	-	20	-	ns
Write Recovery Time	t _{wR}	0	-	0	-	ns
Write to Output in High Z	t _{wHZ}	0	15	0	18	ns
Data to Write Time Overlap	t _{DW}	20	-	20	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
Output Active from End of Write	t _{ow}	5	-	5	-	ns

Read Cycle 1 Timing Waveform ⁽¹⁾




Read Cycle 2 Timing Waveform (1) (2) (4)




- Notes: (1) WE is High for Read Cycle.
 - (2) Device is continuously selected, $\overline{CS}=V_{\mu}$.
 - (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
 - (4) $\overline{OE} = V_{\parallel}$.


Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform ⁽⁵⁾



Data Retention Waveform




AC Write Characteristics Notes

- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. ($\overline{OE}=V_{\mu}$)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If \overline{CS} is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

PACKAGE DETAILS dimensions in mm (inches)

32 pad Leadless Chip Carrier (LCC) - 'W' Package




SCREENING

Military Screening Procedure

The Component Screening Flow for high reliability parts in accordance with Mil-883 method 5004 is shown below:

MB COMPONENT SCREENING FLOW							
SCREEN	TESTMETHOD	LEVEL					
Visual and Mechanical							
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T_A =+25°C Method 1015,Condition D, T_A =+125°C,160hrs min	100% 100% 100% 100% 100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Switching (ac)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Percent Defective allowable (PDA)	Calculated at post-burn-in at $T_A = +25^{\circ}C$	5%					
Hermeticity	1014						
Fine Gross	Condition A Condition C	100% 100%					
External Visual	2009 Per vendor or customer specification	100%					

ORDERING INFORMATION



Although this data is believed to be accurate, the information contained herein is not intended to, and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices, or systems without the express written approval of a company director.