

P54/74FCT273/A/C (P54/74PCT273/A/C) OCTAL D FLIP-FLOP



FEATURES

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.8ns max. (Com'l), FCT-A speed at 7.2ns max. (Com'l)
- CMOS V_{OH} Levels for Low Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'l), 48 mA (MII), 15 mA Source Current (Com'l), 12 mA (MII)
- Edge Triggered D Flip-Flops
- 250MHz Typical Toggle Rate
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- Input Clamp Diode to Limit Bus Reflections
- Manufactured in 0.8 micron PACE Technology™




DESCRIPTION

The 'FCT273 consists of eight edge triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) load and reset (clear) all flip-flops simultaneously. The 'FCT273 is an


edge triggered register. The state of each D input (one setup time before the low-to-high clock transition) is transferred to the corresponding flip-flop's Q output. All outputs will be forced low by a low voltage level on the MR input.



LOGIC SYMBOL



PIN CONFIGURATIONS



9

LOGIC DIAGRAM

