

# CMOS STATIC RAMS 64K (16K x 4-BIT) Added Chip Select and Output Controls

IDT7198S IDT7198L

### **FEATURES:**

- Optimized for fast RISC processors, including IDT79R3000
- Fast Output Enable (OE) pin available for added system flexibility
- Multiple Chip Selects (CS1, CS2) simplify system design and operation
- High speed (equal access and cycle times)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- Low power consumption
  - IDT7198S
    - Active: 350mW (typ.) Standby: 100μw (typ.)
- IDT7198L
  - Active: 300mW (typ.) Standby: 30μw (typ.)
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOIC, SOJ and CERPACK
- Produced with advanced CEMOS™ technology

- · Bidirectional data inputs and outputs
- Inputs/outputs TTL-compatible
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-86859. Refer to Section 2/page 2-4


#### **DESCRIPTION:**

The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.

The IDT7198 features three memory control functions: Chip Select 1 ( $\overline{CS}$ 1), Chip Select 2 ( $\overline{CS}$ 2) and Output Enable ( $\overline{OE}$ ). These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT7198 offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**DECEMBER 1990** 

## **DESCRIPTION: (Continued)**


This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L)also offers a battery backup data retention capability where the circuit typically consumes only 30uW when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.


The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOIC (Gull-Wing and J-Bend) and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## MEMORY CONTROL PIN CONFIGURATIONS



DIP/SOIC/SOJ/CERPACK TOP VIEW



The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature (CS1, CS2) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced and system reliability improves as a result of lower parts count.

Both chip selects, Chip Select 1 (CS1) and Chip Select 2 (CS2), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The fast output enable function ( $\overline{OE}$ ) is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select. Its speed permits further decreases in overall read cycle timing.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

### PIN DESCRIPTIONS

Name	Description	
A0-A13	Address Inputs	
CS <sub>1</sub>	Chip Select 1	
CS <sub>2</sub>	Chip Select 2	
WE	Write Enable	
ŌĒ	Output Enable	
I/O0-I/O3	Data I/O	
VCC	Power	
GND	Ground	

2985 tbl 01

TRUTH TABLE(1)

Mode	CS <sub>1</sub>	ĊS₂	WE	ŌE	VΟ	Power
Standby	Н	Х	Х	Х	High Z	Standby
Standby	X	Н	Х	Х	High Z	Standby
Read	L	L	Н	L	Dout	Active
Write	L	L	L	Х	Din	Active
Read	L	L	Н	Н	High Z	Active

NOTE:

1. H = VIH, L = VIL, X = don't care.

2985 Ibi 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Ta	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ç
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

## NOTE:

2985 tbl 03

## CAPACITANCE (TA = +25°C, f = 1.0MHz, VCC = 0V)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
Cout	Output Capacitance	Vout = 0V	7	pF

#### NOTE:

2985 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2985 Ibl 05

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%
Commercial	0°C to +70°C	oV	5V ± 10%

2985 lbl 06

## DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT7	1985	IDT7		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА
licol	Output Leakage Current	Vcc = Max., CS = ViH, MIL. Voυτ = GND to Vcc COM'L.			10 5		5 2	μА
VOL	Output Low Voltage	IOL = 10mA, Vcc = Min.			0.5	_	0.5	٧
		IOL = 8mA, Vcc = Min.		_	0.4		0.4	1
Vон	Output High Voltage	IOL = -4mA, Vcc = Min.		2.4		2.4	_	V

2985 tbi 07

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

This parameter is determined by device characterization, but is not production tested.

<sup>1.</sup> VIL (min.) = -3.0V for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			7198S15 7198L15			7198S20 7198L20		7198S25 7198L25		7198S35 7198L35		S45 3L45	71985 7198L	55/70 .55/70			
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	MII.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	MH.	Unit
ICC1	Operating Power Supply Current	S	90	1	110	110	100	105	100	110	-	110	-	110	-	110	mA
	CS = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	L	75	-	70	80	70	80	85	95	1	95	_	95	-	95	
ICC2	Dynamic Operating Current	S	135		130	160	135	155	125	140	_	140	-	140	-	140	mA
	CS ≃ VIL, Outputs Open Vcc = Max., f = fмax <sup>(2)</sup>	L	125	-	115	130	100	120	105	115	-	110	_	110		105	
ISB	Standby Power Supply Current (TTL Level)	S	60	-	55	70	55	60	45	50	_	50	_	50	-	50	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMax <sup>(2)</sup>	L	45		40	50	35	40	35	40		35	_	35	-	35	
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC,	s	20	1	15	25	15	20	15	20	1	20	_	20	1	20	mA
	Vcc= Max., Vin ≥ VHC or Vin ≤ VLc, f = 0 <sup>(2)</sup>	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	-	1.5	-	1.5	-	1.5	

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/trac, f = 0 means no input lines change.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

_						/p. <sup>(1)</sup> cc @	M Vo		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_	_		_			_	V
ICCOR	Data Retention Current		MIL. COM'L.	1 1	10 10	15 15	600 150	900 225	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS1 or CS2 VIN ≥ VHC o		0		_	_	-	ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>			_	_	ns
ILI  <sup>(3)</sup>	Input Leakage Current			_	_		2	2	μА

## NOTES:

- 1. TA = +25°C.
- 2. tnc = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



2985 tbl 06

2985 tbi 09

## 5

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2985 tbi 10




Figure 1. Output Load




Figure 2. Output Load
(for ICLZ1, 2, tOLZ, tCHZ1, 2, tOHZ, tOW and tWHZ)

\*Includes scope and jig capacitances

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		7198S 7198L	7198\$15 <sup>(1)</sup> /20 7198L15 <sup>(1)</sup> /20				7198S35/45 <sup>(2)</sup> 7198L35/45 <sup>(2)</sup>		IS55 <sup>(2)</sup> IL55 <sup>(2)</sup>		IS70 <sup>(2)</sup> IL70 <sup>(2)</sup>		7198S85 <sup>(2)</sup> 7198L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	'cle													
tRC	IRC Read Cycle Time 15/20 — 25 — 35/45 — 55 — 70 — 85 — ns											nś		
1AA	Address Access Time		15/19		25		35/45		55	_	70	Œ	85	ns
fACS1,2	Chip Select-1,2 Access Time <sup>(3)</sup>		15/20		25		35/45		<b>5</b> 5	-	70		85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low Z <sup>(4)</sup>	5		5	_	5		5		5		5		ns
tOE	Output Enable to Output Valid		8/9	_	11		20/25		35	L=	45	Œ	55	ns
tOLZ	Output Enable to Output in Low Z <sup>(4)</sup>	5	-	5	_	5		5		5		5	E	ns
tCHZ1,2	Chip Select 1,2 to Output in High Z <sup>(4)</sup>		7/8		10	_	14		20		25		30	ns
tonz	Output Disable to Output in High Z <sup>(4)</sup>		7/8		9		15		20		25	Œ	30	ns
ton	Output Hold from Address Change	5	' _	5	_	5		5	_	5		5		ns
tPU	Chip Select to Power Up Time <sup>(4)</sup>	0	_	0		0	_	0	_	0		0	[-	ns
tPD	Chip Deselect to Power Down Time <sup>(4)</sup>		15/20	-	25	[]	35/45		55	Ι-	70	Γ-	85	ns

#### NOTES:


- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter guaranteed but not tested.

2985 tbl 11


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



## NOTES:

- 1. WE is high for READ cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $\overline{CS}_2 = V_{IL}$ .
- 3. Address valid prior to or coincident with CS1 and or CS2 transition low.

  4. OE = VIL...
- 5. Transition is measured ±200mV from steady state voltage.

2985 tbl 12


## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			7198S15 <sup>(1)</sup> /20 7198L15 <sup>(1)</sup> /20		7198S25 7198L25		7198\$35/45 <sup>(2)</sup> 7198L35/45 <sup>(2)</sup>		7198S55 <sup>(2)</sup> 7198L55 <sup>(2)</sup>		S70 <sup>(2)</sup> L70 <sup>(2)</sup>		S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14/17	_	20	_	30/40	_	50	-	60	_	75	-	ns
tCW1,2	Chip Select to End of Write()	14/17	_	20	_	25/35	_	50	_	60		75	_	ns
taw	Address Valid to End of Write	14/17	_	20	_	25/35	_	50	_	60	_	75	-	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	14/17	_	20	_	25/35	_	50		60	-	75	_	ns
tWR1,2	Write Recovery Time	0	_	0	-	0	_	0		0	_	0	_	ns
twnz	Write Enable to Output in High Z <sup>(4)</sup>		5/6		7	-	10/15		25	-	30		40	ns
tow	Data Valid to End of Write	10	_	13	_	15/20	_	25	-	30	_	35	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0		0		ns
tow	Output Active from End of Write <sup>(4)</sup>	5	_	5	_	5	_	5	_	5	_	5		ns

#### NOTES:

- 0° to +70°C temperature range only.
   -55°C to +125°C temperature range only.
- Both chip selects must be active low for the device to be selected.
- 4. This parameter guaranteed but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$




#### NOTES:

- 1. WE, CS<sub>1</sub> or CS<sub>2</sub> must be high during all address transitions.
  2. A write occurs during the overlap (twe) of a low WE, a low CS<sub>1</sub> and a low CS<sub>2</sub>.
  3. twn is measured from the earlier of CS<sub>1</sub>, CS<sub>2</sub> or WE going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.

  5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high impedance state.
- Transition is measured ±200mV from steady state.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (tw+z + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. 8.  $\overline{OE} = V_{IH}$ .

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,5)



#### NOTES:

- 1. WE, CS<sub>1</sub> or CS<sub>2</sub> must be high during all address transitions.
  2. A write occurs during the overlap (twp) of a low WE, a low CS<sub>1</sub> and a low CS<sub>2</sub>.
  3. twn is measured from the earlier of CS<sub>1</sub>, CS<sub>2</sub> or WE going high to the end of the write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twitz + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 8. OE = VIH.

#### ORDERING INFORMATION

