PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JULY 31, 2015

DATASHEET


GENERAL DESCRIPTION

The 85211I is a low skew, high performance 1-to-2 Differential-to-LVHSTL Fanout Buffer . The CLK, nCLK pair can accept most standard differential input levels. The 85211I is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85211I ideal for those clock distribution applications demanding well defined performance and repeatability. For optimal performance, terminate all outputs.

FEATURES


- Two differential LVHSTL compatible outputs
- One differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Translates any single-ended input signal to LVHSTL levels with resistor bias on nCLK input
- · Output skew: 30ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1ns (maximum)
- Output duty cycle: 49% 51% up to 266.6MHz
- V = 1.2V (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS compliant packages
- For functional replacement part use 85211BMI-03LN

BLOCK DIAGRAM



PIN ASSIGNMENT

1



ICS85211I 8-Lead SOIC

3.90mm x 4.90mm x 1.37mm package body

M Package

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ pe	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVHSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVHSTL interface levels.
5	GND	Power		Power supply ground.
6	nCLK	Input	V _{DD} /2	Inverting differential clock input. V _{DD} /2 default when left floating.
7	CLK	Input	Pulldown	Non-inverting differential clock input.
8	V _{DD}	Power		Positive supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

In	Inputs		puts	Innut to Output Made	Delevity	
CLK	nCLK	Q0, Q1	nQ0, nQ1	Input to Output Mode	Polarity	
0	0	LOW	HIGH	Differential to Differential	Non Inverting	
1	1	HIGH	LOW	Differential to Differential	Non Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{DD} -0.5V to V_{DD} + 0.5 V

Outputs, V_{DD} -0.5V to V_{DD} + 0.5V

Package Thermal Impedance, θ_{1,α} 112.7°C/W (0 Ifpm)

Storage Temperature, T_{sto} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{nn} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	٧
I _{DD}	Power Supply Current				50	mA

Table 4B. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
IH		CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input Low Current	nCLK	$V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ
II.		CLK	$V_{DD} = 3.465 \text{V}, V_{N} = 0 \text{V}$	-5			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			0.5		V _{DD} - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK and nCLK is V_m + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{_{\mbox{\tiny IH}}}.$

Table 4C. LVHSTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		1.0		1.2	V
V _{oL}	Output Low Voltage; NOTE 1		0		0.4	V
V	Peak-to-Peak Output Voltage Swing		0.6	0.9	1.2	V

NOTE 1: All outputs must be terminated with 50 $\!\Omega$ to ground.

Table 5. AC Characteristics, $V_{nn} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				700	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 600MHz	0.7		1.0	ns
tsk(o)	Output Skew; NOTE 2, 4				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		600	ps
	Outrat Duty Coals		47		53	%
odc	Output Duty Cycle	f ≤ 266.6MHz	49		51	%

All parameters measured at 600MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION







3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW



PART-TO-PART SKEW



OUTPUT RISE/FALL TIME



PROPAGATION DELAY

OUTPUT DUTY CYCLE PULSE WIDTH/PERIOD



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\tiny DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

LVHSTL OUTPUT

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



CLOCK INPUT INTERFACE

The CLK /nCLK accepts differential input signals of both $V_{\mbox{\tiny SWING}}$ and $V_{\mbox{\tiny OH}}$ to meet the $V_{\mbox{\tiny PP}}$ and $V_{\mbox{\tiny CMR}}$ input requirements. Figures 2A to 2D show interface examples for the 85211I clock input driven by most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

components to confirm the driver termination requirement. For example in *Figure 2A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. 85211I CLK/NCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 2C. 852111 CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 2)




FIGURE 2B. 852111 CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 1)




FIGURE 2D. 852111 CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of 85211I. In this example, the input is driven by an ICS LVHSTL driver. The decoupling capacitors

should be physically located near the power pin. For 85211I, the unused outputs need to be terminated.




FIGURE 3. 852111 LVHSTL BUFFER SCHEMATIC EXAMPLE



Power Considerations

This section provides information on power dissipation and junction temperature for the 85211I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 85211I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 50mA = 173.3mW
- Power (outputs)_{MAX} = 78.88mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 78.88mW = 157.8mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 173.3mW + 157.8mW = 311.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.311\text{W} * 103.3^{\circ}\text{C/W} = 117.1^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 8-pin SOIC, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVHSTL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH_MAX}/R_L) * (V_{DD_MAX} - V_{OH_MAX})$$

$$Pd_L = (V_{OL_MAX}/R_L) * (V_{DD_MAX} - V_{OL_MAX})$$

$$Pd_H = (1.2V/50\Omega) * (3.465V - 1.2V) = 54.36mW$$

$$Pd_L = (0.4V/50\Omega) * (3.465V - 0.4V) = 24.52mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 78.88mW



RELIABILITY INFORMATION

Table 7. $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 8 Lead SOIC

$\theta_{\mbox{\tiny JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 85211I is: 411



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8. PACKAGE DIMENSIONS

CYMPOL	Millin	neters
SYMBOL	MINIMUN	MAXIMUM
N	8	3
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 E	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85211AMILF	85211AIL	8 lead SOIC	tube	-40°C to 85°C
85211AMILFT	85211AIL	8 lead SOIC	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS complaint.



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
В	T4A	3 7	Power Supply table, changed maximum I _{DD} spec to 50mA from 40mA. Power Considerations, changed I _{DD,MAX} to 50mA from 40mA and recalculated equations.	4/8/03		
С	T2 T9	1 2 5 12	Features Section - added lead-free bullet. Pin Characteristics - changed CIN 4pF max. to 4pF typical. Added Recommendations for Unused Output Pins. Ordering Information Table - added lead-free part number, marking and note.	7/12/06		
D	Т9	12 14	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/26/10		
D		1	Product Discontinuation Notice - PDN CQ-14-05 Updated datasheet format	9/15/14		



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.