# **L7C199** 32K x 8 Static RAM

#### **FEATURES**

- ☐ 32K x 8 Static RAM with Chip Select Powerdown, Output Enable
- Auto-Powerdown<sup>TM</sup> Design
- Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 350 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DSCC SMD No. 5962-88662
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71256, Cypress CY7C198/199
- ☐ Package Styles Available:
  - 28-pin Plastic DIP
  - 28-pin Ceramic DIP
  - 28-pin Plastic SOJ
  - 28-pin Ceramic Flatpack
  - 28-pin Ceramic LCC
  - 32-pin Ceramic LCC

#### DESCRIPTION

The L7C199 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 32,768 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. This device is available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 350 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low

1


as 2 V. The L7C199 consumes only  $150 \,\mu\text{W}$  (typical), at 3 V, allowing effective battery backup operation.

The L7C199 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A14. Reading from a designated location is accomplished by presenting an address and driving  $\overline{CE}$  and  $\overline{OE}$  LOW while  $\overline{WE}$  remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{CE}$  or  $\overline{OE}$  is HIGH, or  $\overline{WE}$  is LOW.

Writing to an addressed location is accomplished when the active-low  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C199 can withstand an injection current of up to 200 mA on any pin without damage.





# 32K x 8 Static RAM

AXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)				
Storage temperature	–65°C to +150°C			
Operating ambient temperature	–55°Cto +125°C			
Vcc supply voltage with respect to ground	0.5 V to +7.0 V			
Input signal with respect to ground	–3.0 V to +7.0 V			
Signal applied to high impedance output	–3.0 V to +7.0 V			
Output current into low outputs	25 mA			
Latchup current	> 200 mA			

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	4.5 <b>V</b> ≤ <b>V</b> cc ≤ 5.5 V
ctive Operation, Industrial	–40°C to +85°C	4.5 <b>V</b> ≤ <b>V</b> cc ≤ 5.5 V
ctive Operation, Military	–55°C to +125°C	4.5 <b>V</b> ≤ <b>V</b> CC ≤ 5.5 V
ata Retention, Commercial	0°C to +70°C	2.0 V≤ <b>V</b> cc ≤ 5.5 V
ta Retention, Industrial	–40°C to +85°C	2.0 <b>V</b> ≤ <b>V</b> cc ≤ 5.5 V
ata Retention, Military	−55°C to +125°C	2.0 V≤ <b>V</b> cc ≤ 5.5 V

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)								
				L7C199				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
<b>V</b> OH	Output High Voltage	<b>V</b> CC = 4.5 V, <b>I</b> OH = -4.0 mA	2.4			V		
<b>V</b> OL	Output Low Voltage	IOL = 8.0 mA			0.4	V		
<b>V</b> IH	Input High Voltage		2.2		<b>V</b> CC +0.3	V		
<b>V</b> IL	Input Low Voltage	(Note 3)	-3.0		0.8	V		
lix	Input Leakage Current	Ground ≤ <b>V</b> IN ≤ <b>V</b> CC	-10		+10	μΑ		
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ		
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA		
Іссз	Vcc Current, CMOS Standby	(Note 8)		1	3	mA		
ICC4	Vcc Current, Data Retention	<b>V</b> CC = 3.0 V (Notes 9, 10)		50	200	μА		
CIN	Input Capacitance	Ambient Temp = 25°C, VCC = 5.0 V			5	pF		
<b>C</b> OUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF		

				Ľ	7 <b>C</b> 199-		
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	95	120	145	180	mA

2


32K x 8 Static RAM





DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS Over Operating Range

READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
					L7C	199–				
		3	35		25		20		5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
<b>t</b> avav	Read Cycle Time	35		25		20		15		
<b>t</b> AVQV	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15	
<b>t</b> AXQX	Address Change to Output Change	3		3		3		3		
<b>t</b> CLQV	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15	
<b>t</b> CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
<b>t</b> CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8	
<b>t</b> OLQV	Output Enable Low to Output Valid		15		12		10		8	
<b>t</b> olqz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
<b>t</b> ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5	
<b>t</b> PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
<b>t</b> PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20	
<b>t</b> CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		











# 32K x 8 Static RAM

## SWITCHING CHARACTERISTICS Over Operating Range

Write Cycle Notes 5, 11, 12, 22, 23, 24 (ns)									
					L7C	199–			
		3	35		25		20		5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
<b>t</b> avav	Write Cycle Time	25		20		20		15	
tclew	Chip Enable Low to End of Write Cycle	25		15		15		12	
<b>t</b> avbw	Address Valid to Beginning of Write Cycle	0		0		0		0	
<b>t</b> avew	Address Valid to End of Write Cycle	25		15		15		12	
<b>t</b> EWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
tovew	Data Valid to End of Write Cycle	15		10		10		7	
<b>t</b> EWDX	End of Write Cycle to Data Change	0		0		0		0	
<b>t</b> whqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
<b>t</b> wLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5





### 32K x 8 Static RAM

#### **NOTES**


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at  $-0.6~\rm V$ . A current in excess of  $100~\rm mA$  is required to reach  $-2.0~\rm V$ . The device can withstand indefinite operation with inputs as low as  $-3~\rm V$  subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND  $\leq$  **V**OUT  $\leq$  **V**CC. The device is disabled, i.e.,  $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{CE} \leq VIL$ ,  $\overline{WE} \leq VIL$ . Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{CE} \ge V_{IH}$ .
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{CE} = V$ CC. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that **V**CC never drop below 2.0 V.  $\overline{\text{CE}}$  must be  $\geq$  **V**CC 0.2 V. All other inputs must meet  $\overline{\text{VIN}} \geq \overline{\text{VCC}} 0.2 \text{ V}$  or  $\overline{\text{VIN}} \leq 0.2 \text{ V}$  to ensure full powerdown. For low power version (if applicable), this requirement applies only to  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$ ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13.  $\overline{\text{WE}}$  is high for the read cycle.
- 14. The chip is continuously selected ( $\overline{\text{CE}}$  low).
- 15. All address lines are valid prior-to or coincident-with the  $\overline{\text{CE}}$  transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$  active and  $\overline{WE}$  low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If  $\overline{\text{CE}}$  goes inactive before or concurrent with  $\overline{\text{WE}}$  going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE}}$  active).
- c. Transition on any address line (CE active).
- d. Transition on any data line ( $\overline{CE}$ , and  $\overline{WE}$  active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

5

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A  $0.01~\mu\text{F}$  high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










# 32K x 8 Static RAM

	00 min		00 min 0 6" wide	
	28-pin — 0.3" wide		28-pin — 0.6" wide	
	A14	18 ] I/O6 ! 17 ] I/O5 ! 16 ] I/O4	A14	28   Voc 27   WE 26   A13 25   A8 24   A9 23   A11 22   OE 21   A10 20   CE 19   I/O7 18   I/O6 17   I/O5 16   I/O4 15   I/O3
eed	Plastic DIP	Ceramic DIP	Plastic DIP	Ceramic DIP
eed	(P10)	(C5)	Plastic DIP (P9)	Ceramic DIP (C6)
	(P10) 0°C to +70°С — @ммего	(C5)	(P9)	(C6)
ns	(P10)  0°C to +70°C — @ммего  L7C199PC25	(C5) EIAL SCREENING L7C199CC25	( <b>P9</b> ) L7C199NC25	( <b>C</b> 6) L7C199IC25
ns ns	(P10) 0°C to +70°С — @ммего	(C5)	(P9)	(C6)
ns ns	(P10)  0°C to +70°C — @mmerc  L7C199PC25  L7C199PC20	(C5) EIAL SCREENING  L7C199CC25  L7C199CC20  L7C199CC15	(P9)  L7C199NC25 L7C199NC20	(C6) L7C199IC25 L7C199IC20
ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC20  L7C199PC15  -40°C to +85°C — @MME	(C5) EIAL SCREENING  L7C199CC25  L7C199CC20  L7C199CC15	(P9)  L7C199NC25 L7C199NC20	( <b>C6</b> )  L7C199IC25  L7C199IC20
ns ns ns	(P10)  0°C to +70°C — @MMERO  L7C199PC25  L7C199PC20  L7C199PC15  -40°C to +85°C — @MME  L7C199PI25	(C5) EIAL SCREENING  L7C199CC25  L7C199CC20  L7C199CC15	(P9)  L7C199NC25  L7C199NC20  L7C199NC15	(C6) L7C199IC25 L7C199IC20
ns ns ns ns	(P10)  0°C to +70°C — @MMERO  L7C199PC25  L7C199PC20  L7C199PC15  -40°C to +85°C — @MME  L7C199PI25	(C5) EIAL SCREENING  L7C199CC25  L7C199CC20  L7C199CC15	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25	(C6) L7C199IC25 L7C199IC20
ns ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199Pl25  L7C199Pl20  L7C199Pl15  -55°C to +125°C — @MM	(C5)  EIAL SCREENING  L7C199CC25  L7C199CC15  ERCIAL SCREENING	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	(C6)  L7C199IC25  L7C199IC20  L7C199IC15
ns ns ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199Pl25  L7C199Pl20  L7C199Pl15  -55°C to +125°C — @MM	(C5)  CIAL SCREENING  L7C199CC25 L7C199CC15  ERCIAL SCREENING  MERCIAL SCREENING  L7C199CM35	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	(C6)  L7C199IC25 L7C199IC20 L7C199IC15  L7C199IM35
ns ns ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199Pl25  L7C199Pl20  L7C199Pl15  -55°C to +125°C — @MM	(C5)  EIAL SCREENING  L7C199CC25 L7C199CC15  ERCIAL SCREENING  MERCIAL SCREENING  L7C199CM35 L7C199CM25	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	L7C199IC25 L7C199IC20 L7C199IC15 L7C199IM35 L7C199IM35 L7C199IM25
ns ns ns ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199Pl25  L7C199Pl20  L7C199Pl15  -55°C to +125°C — @MM	(C5)  CIAL SCREENING  L7C199CC25 L7C199CC15  ERCIAL SCREENING  MERCIAL SCREENING  L7C199CM35	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	(C6)  L7C199IC25 L7C199IC20 L7C199IC15  L7C199IM35
ns ns ns ns ns ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199P125  L7C199P120  L7C199P115  -55°C to +125°C — @MM	(C5)  CIAL SCREENING  L7C199CC25 L7C199CC15  CRCIAL SCREENING  MERCIAL SCREENING  L7C199CM35 L7C199CM25 L7C199CM20  -STD-883 GMPLIANT	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	L7C199IC25 L7C199IC20 L7C199IC15 L7C199IM35 L7C199IM25 L7C199IM20
ns	(P10)  0°C to +70°C — @MMERC  L7C199PC25  L7C199PC15  -40°C to +85°C — @MME  L7C199P125  L7C199P120  L7C199P115  -55°C to +125°C — @MM	(C5)  EIAL SCREENING  L7C199CC25 L7C199CC15  ERCIAL SCREENING  MERCIAL SCREENING  L7C199CM35 L7C199CM25 L7C199CM20	(P9)  L7C199NC25 L7C199NC20 L7C199NC15  L7C199NI25 L7C199NI20	L7C199IC25 L7C199IC20 L7C199IC15 L7C199IM35 L7C199IM35 L7C199IM25



## 32K x 8 Static RAM



# 32K x 8 Static RAM

	ORDERING INFORMATION	
	28-pin  A6  4  3  2  1:1:28  27  A8  A6  A4  6  24  A9  A3  7  Top  23  A11  A2  8  View  21  A10  A0  10  20  EE  I/O0  11  19  I/O7  I/O1  12  13  14  15  16  17  QNO  E  QNO  E  I/O6  I/O6  I/O6  I/O6  I/O6  I/O6  I/O7  I/O7  I/O7  I/O7  I/O7  I/O7  I/O7  I/O7  I/O7  I/O6  I/O6	32-pin  A6 5 4 3 2 111 32 31 30 A8 A9 A9 A4 7 27 A11 A3 8 Top 25 OE A1 10 View 24 A10 CE NC 12 12 100 NC 12 11 100 NC 12 1
Speed	Ceramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
	0°C to +70°C — @MMERCIAL SCREENING	
25 ns	L7C199KC25	L7C199TC25
20 ns 15 ns	L7C199KC20 L7C199KC15	L7C199TC20 L7C199TC15
	-40°C to +85°C — @mmercial Screening	
25 ns		
20 ns 15 ns		
	-55°C to +125°C — @MMERCIAL SCREENING	
35 ns	L7C199KM35	L7C199TM35
25 ns	L7C199KM25	L7C199TM25
20 ns	L7C199KM20	L7C199TM20
	-55°C to +125°C - MIL-STD-883 @MPLIANT	
35 ns	L7C199KMB35	L7C199TMB35
25 ns 20 ns	L7C199KMB25 L7C199KMB20	L7C199TMB25 L7C199TMB20
ZU HS	L/C199KNIDZU	L101991MDZ0