


# **PROOF OF STATE OF ST**

**Approved Product** 


#### **PRODUCT FEATURES**

- Supports Pentium<sup>®</sup> & Pentium<sup>®</sup> II using the 440LX chipset.
- 4 CPU / AGP clocks.
- Up to 12 SDRAM clocks for 3 DIMs.
- 7 PCI synchronous clocks.
- Optional common or mixed supply mode:
- (VDD = VDDP = VDDC = 3.3V) or
- (VDD = VDDP = 3.3V, VDDC = 2.5V)
- Supports Power Management
- < 250ps skew CPU and SDRAM clocks.</li>
- < 250ps skew among PCI clocks.
- I<sup>2</sup>C 2-Wire serial interface
- Programmable registers featuring:
  - enable/disable each output pin
  - mode as tri-state, test, or normal
- 2 IOAPIC clocks for multiprocessor sup ort.
- 48-pin SSOP package



FREQUENCY TABLE						
SEL	PCI					
0	60,2	30.0				
1	ى 3.6	33.3				

### CON 'ECTION DIAGRAM



PS# =: PCI\_STOP, CS# = CPU\_STOP,

 $PD# = PWR_DWN$ 



Approved Product

	PIN DESCRIPTION							
PIN No.	Pin Name	PWR	I/O	TYPE	Description			
4	Xin	VDD	I	OSC1	On-chip reference oscillator input pin. Requires either an external parallel resonant crystal (nominally 14.318 MHz) or externally generated reference signal			
5	Xout	VDD	0	OSC1	O-chip reference oscillator output pin. Drives an external parallel resonant crystal when an externally generated reference signal is used, is left unconnected			
26	SEL	-	I	P <b>A</b> DI4 PU	Frequency select input pins. See frequency select table on page  1.This pin has an ir rnal put ap			
2	REF	Vdd	0	BUF	Buffered output of on-coip record oscillation.			
44, 42, 41, 40	CPU(1:4)	VDDC	0	BUF	Clock outputs. CPL <sup>1</sup> equency le sper ed.			
24	SDCLK	-	1/0	PADI4 PU	serial clock of I <sup>2</sup> C 2-wit control interface. Has internal pull-up resist			
23	SDATA	-	1/0	PADI4 PU	serial data of I <sup>2</sup> C wire control integrate. Has internal pull-up resistor.			
8, 10, 11, 12, 13, 15	PCICLK(1:6)	VDDP	0	BUF	A PCI cloc utputs se frequency select table on page 1.			
7	PCIF_F	VDDP	0	BUF	PCI clock output the foes not top until in power down mode. It is synchically with other PCI clocks.			
47, 46	IOAPIC(1:2)	VDDC	0	BUF	Two B. Pred outputs of A. 3MHZ for multiprocessor support. They re powered by VDDP			
38, 37, 35. 34. 32, 21, 20, 18, 17	SDRAM (1:5) (9:12)	VDDP	0	BUF	DE= this r is a Synchronous DRAM DIMs clock output powered by VDDP.			
28	SDRAM6	VDDP	0	BUF	If MODE 1, this pin is a Synchronous DRAM DIMs clock output powered by VDDP.			
	PS#	-	L	FAD	0, this pin is a PS# input signal, where a low level stops the PCI clocks. It has an internal pull-up.			
31	SDRAM5	VDDP	C	7ر   ا	If MODE=1, this pin is a Synchronous DRAM DIMs clock output powered by VDDP.			
	PD#			PAD	If MODE=0, and SEL=1 this pin is a PS# input signal, where a low level stops the PCI clocks. It has an internal pull-up.			
	SDRAM6	DP	 	BUF	If MODE=1, this pin is a Synchronous DRAM DIMs clock output powered by VDDP.			
29	CS#			P <b>A</b> D PU	If MODE=0, and SEL=1 this pin is a CS# input signal, where a low level stops the CPU ( the SDRAM clocks will stay active) . It has an internal pull-up.			
3, 9, 16, 22, 27, 33, 39, 45	MC E		Р	P <b>A</b> D PU	This pin controls the functionality of pins 28, 29 and 31 and enables Tristate mode. See Frequency Table on page 1 for functionality discription. It has an internal pull-up. see note 1			
3, 9, 16, 22, 27, 33, 39, 45	VSS	-	Р	-	Ground pins for all power supplies,			
1	VDD	-	Р	-	Power supply pins for fixed clocks and core logic			
42, 48	VDDC	-	Р	-	Power supply pins for 2.5V/3.3V CPU and IOAPIC clock pins.			
36, 30, 14, 19, 6	VDDP		Р	-	Power supply pins for 3.3V PCI and SDRAM clock clock pins.			





# **PROOF OF STATE OF ST**


**Approved Product** 

#### **POWER MANAGEMENT FUNCTIONS**

All clocks can be individually enabled or stopped via the 2-wire control interface. All clocks are stopped in the low state. All clocks maintain a valid high period on transitions from running to stopped and on transitions from stopped to running when the chip was not powered down. On power up, the VCOs will stabilize to the correct pulse widths within about 0.2 mS. The CPU, and PCI clocks transition between running and stopped by waiting for one positive edge on PCICLK\_F followed by a negative edge on the clock of interest, after which high levels of the output are when renabled or disabled.

When MODE=0 and SEL=1, pins 26 and 27 are inputs PCI\_STOP# and CPU\_STOF respectively (when MODE=1, these functions are not available). A particular output is enabled only when both he submitted and these pins indicate that it should be enabled. The device clocks may be disabled according to the follow of table in order to reduce power consumption. All clocks are stopped in the low state. All clocks maintain a fall high produce on transitions from running to stopped. On low to high transitions of PWR\_DWN#, external circuitry should allow 0.2 mS for the VCOs to stabilize prior to assuming the clock periods are correct. The CPU and CCI clocks consistion between running and stopped by waiting for one positive edge on PCICLK\_F followed by a majetive edge on the clock of interest, after which high levels of the output are either enabled or disabled.

CPU_STOP#	PCI_STOP#	PWR_DWN#	CPUCLK	PC. K	プTHER CLKs	XTAL & VCOs
Х	X	0	LO'	LOW	LOW	OFF
0	0	1	LOW	LOW	RUNNING	RUNNING
0	1	1	· ^\N '	RUN' ING	RUNNING	RUNNING
1	0	1	RUNN	JW	RUNNING	RUNNING
1	1	1	RUNNIN	HUNNING	RUNNING	RUNNING





**Approved Product** 

### 2-WIRE L'C CONTROL INTERFACE

The 2-wire control interface implements a write only slave interface. The IMISC673 cannot be read back. Sub-addressing is not supported, thus all preceding bytes must be sent in order to change one of the control bytes. The 2-wire control interface allows each clock output to be individually enabled or disabled.

During normal data transfer, the SDATA signal only changes when the SDCLK signal is low and is able when SDCLK is high. There are two exceptions to this. A high to low transition on SDATA while SDCLK high used to indicate the start of a data transfer cycle. A low to high transition on SDATA while SDCLK is high uicate and of a data transfer cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge is a perated. If the of a transfer cycle is a 7-bit address with a Read/Write bit as the LSB. Data is transferred MS in the cycle is a 1-bit address with a Read/Write bit as the LSB.

The IMISC673 will respond to writes to 10 bytes (max) of data to Judress D\* Jy energing the Joknowledge (low) signal on the SDATA wire following reception of each byte. The JulSC673 to the respond to writes to 10 bytes (max) of data to Judress D\* Jy energing the Joknowledge (low) signal on the SDATA wire following reception of each byte. The JulSC673 to the JulSC6

#### SERIAL CONTROL REGIST S

**NOTE:** The Pin# column lists the affected pin number where poplicate. The Capup column gives the state at true power up. Bytes are set to the values shown only true were up and not when the PWR\_DWN# pin is activated.

Following the acknowledge of the Address Pyte ( ), two stitions by test must be sent:

- 1) "Command Code " byte, and
- 2) "Byte Count" byte.

Although the data (bits) in these two by the sent and will be acknowledged.

Byte 0: Function Select is a i.er (i.e. onable, i.e. Stopped)

Bit	@Pup	/-in#
7	0	* R v , Don set
6	0	* iervid, Doli set
5	0	ົອະ veu ວn't set
4	0	*   Rese red, Don't set
3	1	. 48/2/ Mhz
2	1	22 148 4 Mhz
1	0	Bit1 Bit0
0	0	1 1 Tri-State
		1 0 Reserved
		0 1 Test Mode
		0 0 Normal

#### IMPORTANT NOTE

Reserved bits are intended for possible future functions. It is important that they be left at their Power Up logic at all times. Otherwise data sheet specifications cannot be guaranteed.



**Approved Product** 

#### **Function Table**

Function	Outputs							
Description	CPU	CPU PCI SDRAM Ref IOAPIC						
Tri-State	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z			
Test Mode	Tclk/2	Tclk/4	Tclk/2	Tclk	Tclk			
Normal SEL=1	66	CPU/2	CPU	14.318	14.318			
Normal SEL=0	60	CPU/2	CPU	14.318	14.318			

#### Notes:

**Byte 1: CPU Clock Register (1 = enable, 0 = Stopped)** 

Bit	@Pup	Pin#	Description			
7	Х	-	Reserved			
6	х	-	Reserved			
5	Х	-	Reserved			
4	Х	-	Reserved			
3	1	40	CPUCLK4 enable/Stopped			
2	1	41	CPUCLK3 enable/Stopped			
1	1	43	CPUCLK2 enable/Stopped			
0	1	44	CPUCLK1 enable/Stopped			

**Byte 2: PCI Clock Register** (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description			
7	х	-	Reserved			
6	1	7	PCICLK_F enable/Stopped			
5	1	15	PCICLK6 enable/Stopped			
4	1	14	PCICLK5 enable/Stopped			
3	1	12	PCICLK4 enable/Stopped			
2	1	11	PCICLK3 enable/Stopped			
1	1	10	PCICLK2 enable/Stopped			
0	1	8	PCICLK1 enable/Stopped			

<sup>1.</sup> Tclk is a test clock over driven on the Xin input during test mode.



**Approved Product** 

#### SERIAL CONTROL REGISTERS(Cont.)

**Byte 3: SDRAM Clock Register** (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description			
7	1*	28	SDRAM8 enable/Stopped			
6	1*	29	SDRAM7 enable/Stopped			
5	1*	31	SDRAM6 enable/Stopped			
4	1	32	SDRAM5 enable/Stopped			
3	1	34	SDRAM4 enable/Stopped			
2	1	35	SDRAM3 enable/Stopped			
1	1	37	SDRAM2 enable/Stopped			
0	1	38	SDRAM1 enable/Stopped			

<sup>\*</sup>This bit acts as a don't care bit when the MODE pin is 0 (logic low) (input mode,

Byte 4: Additional SDRAM Clock Register (1 = enable, 0 = Sto ped)

Bit	@Pup	Pin#	Description
7	х	-	Reserved
6	х	-	Reserved
5	х	-	Reserved
4	х	-	Reserved
3	1	17	SDRAM12 er ble/Stopp
2	1	18	SDRAM11 e ble/Stoppe
1	1	20	SDRAM10 er le/Stopper
0	1	21	SDR*Snabi Stoppe

Byte 5: Peripheral Control (1 = enable 0 - √loph ad)

Bit	@Pup	Pir	escription
7	х		ved
6	Х		, Rese_ed
5	1	46	IOA 22 enable/Stopped
4	1		୍ଦି ନାଠୀ enable/Stopped
3	х	-	Reserved
2	х	-	Reserved
1	х	-//	Reserved
0	1	_	REF enable/Stopped





**Approved Product** 

### SERIAL CONTROL REGISTERS(Cont.)

#### **Byte 6: Reserved Register**

Bit	@Pup	Pin#	Description	
7	х	-	Reserved	
6	х	-	Reserved	
5	х	-	Reserved	
4	х	-	Reserved	
3	х	-	Reserved	
2	х	-	Reserved	
1	х	-	Reserved	
0	х	-	Reserved	

#### M XIMUN. RAI Y S

 This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).



Approved Product

ELECTRICAL CHARACTERISTICS						
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Input Low Voltage	VIL	-	-	0.8	Vdc	<u> </u>
Input High Voltage	VIH	2.0	-	-	Vdc	
Input Low Current	IIL			-66	μA	
Input High Current	IIH			5	J.	
Tri-State leakage Current	loz	-	-	10	μA	
Dynamic Supply Current	ldd	-	-	90	,	CU = 66.6 MHz, PCI = 33.3 Mhz fully loaded
Static Supply Current	Isdd	-	-	. າ	μA	Power down mode
Short Circuit Current	ISC	25			mA	1 output at a time - 30 seconds
VI	DD = VDDP	=3.3V±	%, VDI	DC = .5V	±5 <b>%, TA =</b>	0°C to +70°C

CHIL'S CHARACTERISTICS								
Characteristic	اد بnر	Min	Гур	Max	Units	Conditions		
Output Duty Cycle		┌ <sub>45</sub>	50	55	%	Measured at 1.5V		
CPU to PCI Offset	OFF	1	-	4	ns	20 pf Load on CPU, 30 pF load on PCI, Measured at 1.25 V CPU to 1.5 V PCI		
Skew (CPU-CPU 3DRAM- SDRAM,PCI-PCI)	SKEW1	-	-	350	ps	20 pf Load on CPU, 30 pF load on PCI, Measured at 1.25 V CPU to 1.5 V SDRAM		
Skew (CPU-SDRAM)	tSKEW2	-	200* 300**	500* 600**	ps	20 pF CPU, 30 Pf SDRAM load * = VDDC = 3.3V ± 5% ** = VDDC = 2.5 ± 5%		
ΔPeriod Adjacent Cycles	ΔΡ	-	-	<u>+</u> 250	ps	-		
Jitter Spectrum 20 dB Bandwidth from Center	B <b>W</b> J			500	KHz			
$VDD = VDDP = 3.3V \pm 5\%, VDDC = 2.5V \pm 5\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C$								



Approved Product

TYPE 1 BUFFER CHARACTERISTICS FOR CPUCLK(1:4)								
Characteristic	Symbol	Min	Тур	Max	Units	Conditio		
Pull-Up Current Min	IOH <sub>min</sub>	-27	-	-	mA	V = 1.0 V		
Pull-Up Current Max	IOH <sub>max</sub>	-	-	27	mA	vout = 2 V		
Pull-Down Current Min	IOL <sub>min</sub>	-27	-	-	mA	/out 1.2 V		
Pull-Down Current Max	IOL <sub>max</sub>	-	-	27	mA	V € at = 0.3 V		
Rise/Fall Time Min TRF <sub>min</sub> 0.4 20 pF Load Between 0.4 V and 2.0 V								
Rise/Fall Time Max TRF <sub>max</sub> 2.0 nS 20 pF Load Between 0.4 V and 2.0 V								
VDD = VDDP =3.3V ±5%, VDDC = 2.5V ±5%, 1 = € to +70°C								

$VDD = VDDP = 3.3V \pm 5\%, VDDC = 2.5V \pm 5\%, = C to +70^{\circ}C$
---

TYPE 2 BUFFER CHASSING FOR IOAPIC(1:2)							
Characteristic	Symbol	Min	Тур	Ma	Units	Conditions	
Pull-Up Current Min	IOH <sub>min</sub>	-28			mA	Vout = 1.4 V	
Pull-Up Current Max	IOH <sub>max</sub>			T 28	mA	Vout = 2.7 V	
Pull-Down Current Min	IOL <sub>mi</sub>	-25	-	-	mA	Vout = 1.0 V	
Pull-Down Current Max	IOL <sub>max</sub>	- -	-	28	mA	Vout = 0.2 V	
Rise/Fall Time Min Between 0.4 V and 2.0 V	The gin	^ 4	- 	-	nS	20 pF Load	
Rise/Fall Time Max Between 0.4 V and 2 ^ 1/2 max - 2.0 nS 20 pF Load							
$VL = V P = 3.3V \pm 5\%$ , $VDDC = 2.5V \pm 5\%$ , $TA = 0^{\circ}C$ to $+70^{\circ}C$							

7 7F 4 F JFFER CHARACTERISTICS FOR REF and SDRAM(1:12)								
Characteristic	Symbol	Min	Тур	Max	Units	Conditions		
Pull-Up Current Min	IOH <sub>min</sub>	-46	-	-	mA	Vout = 1.65 V		
Pull-Up Current Max	IOH <sub>max</sub>	-	-	46	mA	Vout = 3.135 V		
Pull-Down Current Min	IOL <sub>min</sub>	-53	-	-	m <b>A</b>	Vout = 1.65 V		
Pull-Down Current Max	IOL <sub>max</sub>	-	-	53	mA	Vout = 0.4 V		
Rise/Fall Time Min Between 0.4 V and 2.4 V	TRF <sub>min</sub>	0.5	-	-	nS	30 pF Load		
Rise/Fall Time Max Between 0.4 V and 2.4 V	TRF <sub>max</sub>	-	-	2.0	nS	30 pF Load		

 $VDD = VDDP = 3.3V \pm 5\%$ ,  $VDDC = 2.5V \pm 5\%$ , TA = 0°C to +70°C



**Approved Product** 

TYPE 5 BUFFER CHARACTERISTICS FOR PCICL 1:6,F							
Characteristic	Symbol	Min	Тур	Max	Units	Caditic	
Pull-Up Current Min	IOH <sub>min</sub>	-33	-	-	mA	′วเ ≟ 1.0 V	
Pull-Up Current Max	IOH <sub>max</sub>	-	-	-33	mA	Vout = 3.135 V	
Pull-Down Current Min	IOL <sub>min</sub>	30	-	-	ĪΑ	Vout = 1.95 V	
Pull-Down Current Max	IOL <sub>max</sub>	-	-	38	mA	Vout = 0.4 V	
Rise/Fall Time Min Between 0.4 V and 2.4 V	TRF <sub>min</sub>	0.5	-	-	n	30 pF Load	
Rise/Fall Time Max TRF <sub>max</sub> 2.0 nc 30 pF Load Between 0.4 V and 2.4 V							
VDD = VDDP =3.3V ±5%							

CRYSTAL AND REFLIZENCE O CILLATOR PARAMETERS									
Characteristic	Symbol	Min	Ty <sub>k</sub>	Лах	Units	Conditions			
Frequency	F。	12.0	14 ^ ' 218	16.00	MHz				
Tolerence	TC	-	-	+/-100	PPM	Calibration note 1			
	TS			+/- 100	PPM	Stability (Ta -10 to +60C) note 1			
	T <b>/</b>		_	5	PPM	Aging (first year @ 25C) note 1			
Mode	ОМ	□ <u>-</u>	-	-		Parallell Resonant			
Pin Capacitance			6		pF	Capacitance of XIN and Xout pins to ground (each)			
DC Bias Voltage	V <sub>BIAS</sub>	0.3Vdd	Vdd/2	0.7Vdd	V				
Startup time	Ts	-	-	30	μS				
Load Capacitance		-	20	-	pF	the crystals rated load. note 1			
Effective Series resonant resistance	R1	-	-	40	Ohms				
Power Dissipation	DL	-	-	0.10	mW	note 1			
Shunt Capacitance	CO	-		8	pF	crystals internal package capacitance (total)			

For maximum accuracy, the total circuit loading capacitance should be equal to CL. This loading capacitance is the effective capacitance across the crystal pins and includes the device pin capacitance (CP) in parallel with any circuit traces, the clock generator and any onboard discrete load capacitors. Budgeting Calculations

Typical trace capacitance, (< half inch) is 4 pF, Load to the crystal is therefore
Clock generator internal pin capacitance of 36 pF, Load to the crystal is therefore
External crystal loading capacitors (connect to ground)


15.0 pF
the total parasitic capacitance would therefore be

Note 1: It is recommended but not manditory that a crystal meets these specifications.



Approved Product

#### PACKAGE DRAWING AND DIMENSIONS



48 PIN SSOP OUTLINE DIMENSIONS									
		INCHES		MILLIMETERS					
SYMBOL	MIN	NOM	XAK	MIN	NOM	MAX			
Α	-	- /	0.110	0	0	2.79			
A <sub>1</sub>	0.008	( 12	0 o	0.20	0.30	0.41			
A2	0.085	0.0ა	J.095	76	2.29	2.41			
b	0.0	0.010	`013	0.20	0.25	0.33			
С	୮.୬0⊾ ¯	0.008	O	0.15	0.20	0.25			
D 🧥	-	ີ ຈ25	0.637	-	15.88	16.18			
	0.291	0.2	0.299	7.39	7.49	7.59			
e		0.025 BS0		(	0.64 BSC	,			
	0.395	0.408	0.420	10.03	10.36	10.67			
L	0.02	0.030	0.040	0.64	0.76	1.02			
а	_ ا	5º	8º	0º	5º	8º			

	(	ORD"\"NE	`RW . (ION
Part Number	Package Type		<del> </del>
IMISC673DYB	48 PIN SSOP	Commerc	, 0ºC to +70ºC

Note: The ordering part number formed by a commation of device number, device revision, package style, and

screening as shown below

Marking: Example: IMI SC673<sup>™</sup> J

Date ode, Lc.#

IMISC673DYB

Flow
R = C | Imercial, 0°C to + 70°C

Package
Y = SSOP

Revision

IMI Device Number

Purchase of  $I^2C$  components of International Microcircuits, Inc. or one of its sublicensed Associated Companies conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.