National Semiconductor DM54LS196/DM74LS196, DM54LS197/DM74LS197 **Presettable Decade and Binary Counters**

General Description

These high-speed counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-byfive counter (196) or a divide-by-two and a divide-by-eight counter (197). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which, when taken low, sets all outputs low regardless of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are

TYPICAL COUNT CONFIGURATIONS LS196

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated

- 1. When used as a BCD decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence truth table
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary truth
- 3. For operation as a divide-by-two counter and a divideby-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QR, QC.

and Qn outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the truth table.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

Features

- Performs BCD, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Output Q_A maintains full fan-out capability in addition to driving clock-2 input
- Typical count frequency

Clock 1 40 MHz

Clock 2 20 MHz

Typical power dissipation 80 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage

7V 5.5V

Input Voltage

-65°C to 150°C


Storage Temperature Range

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram (Dual-In-Line Package)

54LS196 (J) 54LS197 (J) 74LS196 (N) 74LS197 (N)

Note: Low input to clear sets QA, QB, QC and QD low.



Recommended Operating Conditions

0	Parameter *		DM54LS196			DM74LS196			
Symbol			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	,	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Inpu Voltage	ut	2			2			٧
V _{IL}	Low Level Inpu Voltage	ıt			0.7			0.8	٧
Гон	High Level Output Current				- 0.4			- 0.4	mA
l _{OL}	Low Level Outr Current	out			4			8	mA
f _{CLK}	Clock Frequence (Note 2)	су	0		30	0		30	MHz
	Clock Frequence (Note 3)	су	0		20	0		20	MHz
t _W	Pulse Width	Clock 1	20			20			ns
		Clock 2	30			30			
		Clear	15			. 15			
		Load	20			20			
t _{SU}	Setup Time	Data High	81			81			ns
	(Note 1)	Data Low	121	•		121			
t _H	Hold Time	Data High	01			01			ns
((Note 1)	Data Low	61			61			
t _{EN}	Count Enable Time (Note 4)		30			30			ns
T _A	Free Air Operating Temperature		~ 55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 4: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the COUNT/LOAD and CLEAR inputs must both be high to ensure counting.

Note 2: $C_L = 15 \text{ pF}$ and $R_L = 2 \text{ k}\Omega$.

Note 3: $C_L = 50$ pF and $R_L = 2$ k Ω .

DM54LS196/DM74LS196, DM54LS197/DM74LS197

'LS196 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Unit
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I =$			- 1.5	V	
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		V
	Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min	DM54		0.25	0.4	V
	Voltage	I _{OL} = Max V _{IL} = Max V _{IH} = Min (Note 4)	DM74		0.35	0.5	
		I _{OL} = 4 mA V _{CC} = Min	DM74		0.25	0.4	
l _l	Input Current@Max Input Voltage	$V_{CC} = Max$	Clock 1			0.2	mA
		V _I = 5.5V	Clock 2			0.4	
			Clear			0.2	
			Others			0.1	
ін	High Level Input	$V_{CC} = Max$	Clock 1			. 40	μΑ
	Current	$V_1 = 2.7V$	Clock 2			80	
			Clear			40	
			Others			20	
IL	Low Level Input	V _{CC} = Max	Clock 1			- 2.4	mA
	Current	$V_1 = 0.4V$	Clock 2			- 2.8	
			Clear			- 0.8	
			Others			- 0.4	
os	Short Circuit	V _{CC} = Max	DM54	- 20		- 100	mA
	Output Current	(Note 2)	DM74	- 20		~ 100	
cc	Supply Current	V _{CC} = Max (Note	3)		16	27	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $I_{\mbox{CC}}$ is measured with all inputs grounded and all outputs open.

Note 4: Q_A outputs are tested at I_{OL} = Max plus the limit value of I_{IL} for the CLOCK 2 input. This permits driving the CLOCK 2 input while maintaining full fan-out capability.

'LS196 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

	From (Input)		$R_L = 2 k\Omega$					
Parameter	To	C _L = 15 pF			C _L = 50 pF			Unit
	(Output)	Min	Тур	Max	Min	Тур	Max	7
f _{MAX} Maximum	Clock 1	30	40		20	30.		MH
Clock Frequency	to							
	Q_{A}							
t _{PLH} Propagation Delay	Clock 1		8	15		11	20	ns
Time Low to High	to						ĺ	
Level Output	Q _A							
t _{PHL} Propagation Delay	Clock 1		13	20		20	30	ns
Time High to Low	to			į				ŀ
Level Output	QA							
t _{PLH} Propagation Delay	Clock 2		10	24		19	29	ns
Time Low to High	to		1					i
Level Output	Q _B			ļ				
t _{PHL} Propagation Delay	Clock 2		22	33		28	42	ns
Time High to Low	to					i		
Level Output	Q _B		ļ					
t _{PLH} Propagation Delay	Clock 2		22	57		45	68	ns
Time Low to High	to	1						"
Level Output	Q _C							1.
t _{PHL} Propagation Delay	Clock 2	1	22	62		48	72	ns
Time High to Low	to]				, ,	· -	'''
Level Output	Q _C	-						
t _{PLH} Propagation Delay	Clock 2		12	18		15	23	ns
Time Low to High	to							1
Level Output	Q_D							
t _{PHL} Propagation Delay	Clock 2		12	45		36	54	ns
Time High to Low	to	-				•	•	
Level Output	Q_D							1
t _{PLH} Propagation Delay	Data		11	30		23	35	ns
Time Low to High	to							"
Level Output	Any Q							1
t _{PHL} Propagation Delay	Data	1	29	44		35	53	ns
Time High to Low	to		20			33	55	115
Level Output	Any Q							
t _{PLH} Propagation Delay	Load	1.	27	41		30	45	
Time Low to High	to			7'		30	40	ns
Level Output	Any Q							
t _{PHL} Propagation Delay	Load		30	45		36	54	ns
Time High to Low	to		30	75		50	J4	1 113
Level Output	Any Q			,				
PHL Propagation Delay	Clear		29	51		40	60	ns
Time High to Low	to		~~	ا '		**	00	""
Level Output	Any Q	1			•			l

Recommended Operating Conditions

Symbol	Parameter		DM54LS197			DM74LS197			
- Jinboi	Parame		Min	Nom	Max	Min	Nom	Max	Unit
V _{CC}	Supply Voltage	е	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Inp Voltage	out	2			2			٧
V _{IL}	Low Level Inpo Voltage	ut			0.7			0.8	V
Іон	High Level Output Current				- 0.4			- 0.4	mA
l _{OL}	Low Level Out Current	put			4	_		8	mA
f _{GLK}	Clock Frequen (Note 2)	су	0		30	0		30	мн
	Clock Frequen (Note 3)	су	0		20	0		20	MH:
t _W	Pulse Width	Clock 1	20			20			ns
		Clock 2	30			30			
		Clear	15			15	·		
		Load	20			20			
tsu	Setup Time	Data High	81			81			ns
	(Note 1)	Data Low	121			121			
t _H	Hold Time	Data High	10			ot			ns
	(Note 1)	Data Low	61			61			
t _{EN}	Count Enable Time (Note 4)		30			30			ns
TA	Free Air Operating Temperature		- 55		125	0		70	°C

Note 1: The symbol (†) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF and $R_L = 2$ k Ω . Note 3: $C_L = 50$ pF and $R_L = 2$ k Ω .

Note 4: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the COUNT/LOAD and CLEAR inputs must both be high to ensure counting.

'LS197 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Unit
V_1	Input Clamp Voltage	$V_{CC} = Min, I_1 =$	– 18 mA			- 1.5	V
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		V
	Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min	DM54	/	0.25	0.4	V
	Voltage	I _{OL} = Max V _{IL} = Max V _{IH} = Min (Note 4)	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}$ $V_{CC} = \text{Min}$	DM74		0.25	0.4	
կ	Input Current@Max Input Voltage	V _{CC} = Max	Clock 1			0.2	mA
		V ₁ = 7 V	Clock 2			0.2	
			Clear			0.2	
			Others			0.1	
l _{IH}	High Level Input	V _{CC} = Max	Clock 1			40	μΑ
	Current	$V_1 = 2.7V$	Clock 2			40	
			Clear			40	
			Others			20	
l _{IL}	Low Level Input	V _{CC} = Max	Clock 1		771	- 2.4	m <i>A</i>
	Current	$V_I = 0.4V$	Clock 2			- 1.3	
			Clear			- 0.8	
			Others			- 0.4	
los	Short Circuit	$V_{CC} = Max$	DM54	- 20		- 100	mA
	Output Current	(Note 2)	DM74	- 20		- 100	
Icc	Supply Current	V _{CC} = Max (No	te 3)		16	27	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Note 4: Q_A outputs are tested at I_{QL} = Max plus the limit value of I_{IL} for the CLOCK 2 input. This permits driving the CLOCK 2 input while maintaining full fan-out capability.

'LS197 Switching Characteristics at $V_{CC}=5V$ and $T_A=25$ °C (See Section 1 for Test Waveforms and Output Load)

	$R_L = 2 k\Omega$							
Parameter	(Input) To		C _L = 15 pl	C _L = 15 pF			C _L = 50 pF	
	(Output)	Min	Тур	Max	Min	Тур	Max	1
f _{MAX} Maximum Clock Frequency	Clock 1 to Q _A	30	40		20	30		MH
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 1 to Q _A		8	15		11	20	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 1 to Q _A		14	21		20	30	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _B		12	19		15	23	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _B		15	35		29	44	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _C		22	51		40	60	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _C		25	63		50	75	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _D		30	78		65	98	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _D		35	95		71	106	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Data to Any Q		15	27		21	32	ns
PHL Propagation Delay Fime High to Low Level Output	Data to Any Q		29	44		35	53	ns
_{PLH} Propagation Delay Fime Low to High Level Output	Load to Any Q		20	39		29	45	ns
PHL Propagation Delay ime High to Low evel Output	Load to Any Q		30	45		36	54	ns
PHL Propagation Delay Time High to Low Level Output	Clear to Any Q		29	51		40	60	ns

Function Tables

LS196 Decade (BCD) (See Note A)

0		Output						
Count	QD	ac	QB	QA				
0	L	L	L	L				
1	L	L	L	н				
2	L	L	н	L				
3	L	L	н	н				
4	L	н	L	L				
5	L	н	L	Н				
6	L	н	н	L				
7	L	н	н	н				
8	H	L	L	L				
9	Н	L	L	·H				

LS196 (See Note B)

	Output						
Count	QA	Q_D	QC	QB			
0	L	L	L	L			
1	L	L	L	н			
2	L	Ł	н	L			
3	L	L	н	н			
4	L	н	L	L			
5	H	L	, L	L			
6	Н	L	L	н			
7	Н	L	н	L			
8	H	L	н	H			
9	Н	Н	L	L			

LS197 (See Note A)

0		Out	Output						
Count	QD	QC	QB	QA					
0	L	L	L L	L					
1	L	L	L	н					
2	L	L	н	L					
2 3	L	L	н	н					
4	L	н	L	L					
5	L	н	L	н					
6	L	н	н	L					
7	L	н	н	н					
8	н	L	L	L					
9	H	L	L	н					
10	Н	L	н	L					
11	Н	L	н	н					
12	H	Н	L	L					
13	Н	н	L	н					
14	Н	н	Н	L					
15	н	Н	Н	Н					

H = High Level, L = Low Level

Note A: Output \mathbf{Q}_{A} connected to clock-2 input. Note B: Output \mathbf{Q}_{D} connected to clock-1 input.

Logic Diagrams

