Data Sheet No. PD60241

PRELIMINARY DATASHEET

International **IOR** Rectifier

IRS2106(4)D(S)PbF HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
- Tolerant to negative transient voltage dV/dt immune
 Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V, 5V and 15V input logic compatible
- Matched propagation delay for both channels
- Logic and power ground +/- 5V offset.
- Lower di/dt gate driver for better noise immunity
- Outputs in phase with inputs
- Integrated bootstrap diode

Packages



Description

The IRS2106(4)D(S) are high voltage, high speed power MOSFET an 1GBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with Standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum

IRS2106D/IRS2108D/IRS2109D/Feature Comparison

Part	Input Logic	Cross- Conduction Prevention logic	Dead-Time	Ground Pins	Ton/Toff
2106				COM	
21064	HIN/LIN	no	none	VSS/COM	515/500
2108			Internal 540ns	COM	
21084	HIN/LIN	yes	Programmable 0.54- 5us	VSS/COM	220/220
2109			Internal 540ns	COM	
21094	IN/SD	yes	Programmable 0.54- 5us	VSS/COM	750/220

driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or 1GBT in the high side configuration which operates up to 600 volts.



Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted

Symbol	Definition	Min.	Max.	Units		
V _B	High side floating supply voltage	-0.3	620			
Vs	High side floating supply offset voltage			$V_{\rm B} + 0.3$		
V _{HO}	High side floating output voltage		V _s - 0.3	$V_{\rm B} + 0.3$		
V _{CC}	Low side and logic fixed supply voltage		-0.3	20	V	
V _{SS}	Logic ground (IRS21064D only)		V _{CC} - 20	$V_{CC} + 0.3$		
V _{LO}	Low side output voltage		-0.3	$V_{CC} + 0.3$		
V _{IN}	Logic input voltage		V _{SS} -0.3	$V_{CC} + 0.3$		
dV _s /dt	Allowable offset supply voltage transient			50	V/ns	
		(8 lead PDIP)		1.0	W	
D	Package power dissipation @ TA \leq +25°C	(8 lead SOIC)		0.625		
гD		(14 lead PDIP)	—	1.6		
		(14 lead SOIC)	—	1.6		
		(8 lead PDIP)		125	°C/W	
Rth_{JA}	Thermal resistance, junction to ambient	(8 lead SOIC)	—	200		
		(14 lead PDIP)		75		
		(14 lead SOIC)	—	120		
T _J	Junction temperature			150		
Ts	Storage temperature		-50	150	°C	
TL	Lead temperature (soldering, 10 seconds)			300		

and still air conditions.

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The $V_S \& V_{SS}$ offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
VB	High side floating supply absolute voltage	V _s +10	$V_{s}+20$	
Vs	High side floating supply offset voltage	Note 1	600	
V _{HO}	High side floating output voltage	Vs	V_{B}	
V _{CC}	Low side and logic fixed supply voltage	10	20	V
V _{LO}	Low side output voltage	0	V _{CC}	
V _{IN}	Logic input voltage	V _{SS}	$V_{SS} + 5$	
V _{SS}	Logic ground (IRS21064D only)	-5	5	
T _A	Ambient temperature	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to – $V_{BS.}$

(Please refer to the Design Tip DT97 -3 for more details).

Note 2: HIN, LIN are internally clamped with a 5.2V zener diode.

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15V, V_{SS} = COM, C_L = 1000 pF, T_A = 25°C

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
t _{on}	Turn-on propagation delay	—	515	715		$V_{S} = 0V$
t _{off}	Turn-off propagation delay	_	500	700		$V_{\rm S} = 0V$ or $600V$
MT	Delay matching, HS & LS turn-on/off	—		30	nsec	
t _r	Turn-on rise time	—	150	220		$V_{\rm S} = 0V$
^{t}f	Turn-off fall time	—	50	80		$V_{\rm S} = 0V$
$t_{\rm fil}$	Minimum pulse input filter time		300			

Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 15V, V_{SS} = COM and T_A = 25°C unless otherwise specified. The V_{IL} , V_{IH} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads. The V_{O} , I_O and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
V _{InTH+}	Positive input threshold voltage	—	_	2.2		$V_{CC} = 10V$ to 20V
V _{InTH-}	Negative input threshold voltage	0.8	_	_	v	$V_{CC} = 10V$ to 20V
V _{OH}	High level output voltage	_	0.8	1.4	v	$I_0 = 20 \text{ mA}$
V _{OL}	Low level output voltage	_	0.3	0.6		$I_0 = 20 \text{ mA}$
I _{LK}	Offset supply leakage current	—	_	50		$V_B = V_S = 600V$
I _{QBS}	Quiescent V _{BS} supply current	_	45	70		$V_{IN} = 0V \text{ or } 4V$
I _{QCC}	Quiescent V_{CC} supply current	500	1100	1700	μΑ	$V_{IN} = 0V \text{ or } 4V$
I _{IN+}	Logic "1" input bias current		5	20		$V_{IN} = 4V$
I _{IN-}	Logic "0" input bias current	_		2		$V_{IN} = 0V$
V _{CCUV+} V _{BSUV+}	V_{CC} and V_{BS} supply undervoltage positive going Threshold	8.0	8.9	9.8		
V _{CCUV-} V _{BSUV-}	V_{CC} and V_{BS} supply undervoltage negative going Threshold	7.4	8.2	9.0	v	
V _{CCUVH} V _{BSUVH}	$V_{CC} and V_{BS}$ supply undervoltage Hysteresis	_	0.7			
I _{O+}	Output high short circuit pulsed current	120	200	_	mA	$V_0 = 0V,$ $PW \le 10$ us
I _O .	Output low short circuit pulsed current	250	350		IIIA	$V_{O} = 15V,$ PW ≤ 10 us
Rbs	Bootstrap resistance	_	200		Ohm	$V_{\rm CC} = 15$

Functional Block Diagrams



IRS2106(4)D(S)PbF

Lead Definitions

Symbol	Description
HIN	Logic input for high side gate driver output (HO), in phase
LIN	Logic input for low side gate driver output (LO), in phase
V _{ss}	Logic Ground (IRS21064D only)
VB	High side floating supply
НО	High side gate drive output
Vs	High side floating supply return
V _{CC}	Low side and logic fixed supply
LO	Low side gate drive output
СОМ	Low side return

Lead Assignments















Figure 3. Delay Matching Waveform Definitions

Case Outlines



IRS2106(4)D(S)PbF



LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

Basic Part (Non-Lead Free)

8-Lead PDIP IRS2106 order IRS2106 8-Lead SOIC IRS2106S order IRS2106S 14-Lead PDIP IRS21064 order IRS21064 14-Lead SOIC IRS21064S order IR2S1064S

Leadfree Part

8-Lead PDIP IRS2106 order IRS2106PbF 8-Lead SOIC IRS2106S order IRS2106SPbF 14-Lead PDIP IRS21064 order IRS21064PbF 14-Lead SOIC IRS21064S order IRS21064SPbF

International ICR Rectifier IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 This product has been qualified per industrial level Data and specifications subject to change without notice. 11/17/2005