



### ERROR FLAG OUTPUT TRUTH TABLE


Inputs		Internal To Device	Outputs Pre-State	Output	Function
CLR	CLK	Point "P"	$\overline{ERR}_{n-1}$	$\overline{ERR}$	
H	$\lrcorner$	H	H	H	Sample (1's Capture)
H	$\lrcorner$	-	L	L	
H	$\lrcorner$	L	-	L	
L	-	-	-	H	Clear

1824.T01.11

**Notes:**

1.  $\overline{OE}_r$  is HIGH and  $\overline{OE}_n$  is LOW.
2. H = High  
 L = Low  
 - = Don't care or irrelevant  
 $\lrcorner$  = Low to High transition of clock

### ORDERING INFORMATION



1824.03

## PIN DESCRIPTION

Pin No.	Name	I/O	Description
1	$\overline{OE}_R$	I	RECEIVE enable input.
2–9	$R_i$	I/O	8-bit RECEIVE data output.
10	$\overline{ERR}$	O Open Drain	Output from fault registers. Registers detection of odd parity fault on using clock edge (CLK). A registered $\overline{ERR}$ output remains low until cleared. Open drain output, requires pull up resistor.
11	$\overline{CLR}$	O	Clears the fault register output.
16–23	$T_i$	I/O	8-bit TRANSMIT data output.
15	PARITY	I/O	1-bit PARITY output.
14	$\overline{OE}_T$	I	TRANSMIT enable input.
13	CLK	I	External clock pulse input for fault register flag.

1824 TR 00

## FUNCTION TABLE

Inputs					Outputs					Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ of H'S)	$T_i$ Incl PARITY ( $\Sigma$ of H'S)	$R_i$	$T_i$	PARITY	$\overline{ERR}^{(1)}$	
L	H	H	$\downarrow$	H (Odd)	NA	NA	H	L	H	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	H	$\downarrow$	H (Even)	NA	NA	H	H	L	
L	H	H	$\downarrow$	L (Odd)	NA	NA	L	L	H	
L	H	H	$\downarrow$	L (Even)	NA	NA	L	H	L	
H	L	H	$\downarrow$	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	H	$\downarrow$	NA	H (Even)	H	NA	NA	L	
H	L	H	$\downarrow$	NA	L (Odd)	L	NA	NA	H	
H	L	H	$\downarrow$	NA	L (Even)	L	NA	NA	L	
–	–	L	–	–	–	NA	NA	NA	H	Clear the state of error flag register.
H	H	H	H or L	–	–	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	–	–	–	Z	Z	Z	H	
H	H	H	$\downarrow$	H or L (Odd)	–	Z	Z	Z	H	
H	H	H	$\downarrow$	Hor L (Even)	–	Z	Z	Z	L	
L	L	H	$\downarrow$	H (Odd)	NA	NA	H	H	L	Forced-error checking.
L	L	H	$\downarrow$	H (Even)	NA	NA	H	L	H	
L	L	H	$\downarrow$	L (Odd)	NA	NA	L	H	L	
L	L	H	$\downarrow$	L (Even)	NA	NA	L	L	H	

1824 TR 10

H = High

L = Low

NC = No Change

Z = High Impedance

NA = Not Applicable

 $\overline{ERR}_{n-1}$  = Pre-state of  $\overline{ERR}$ 

– = Don't care or irrelevant

Odd = Odd number of logic one's

Even = Even number of logic one's

i = 0, 1, 2, 3, 4, 5, 6, 7

 $\downarrow$  = Low to High transition of clock

\* = No change to stored Error State

## Note:

1. Output state assumes HIGH output pre-state.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$I_{CC}$	Quiescent Power Supply Current (CMOS inputs)	0.001	0.5	mA	$V_{CC} = \text{MAX}$ , $f_1 = 0$ , Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Bit Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_C$	Total Power Supply Current <sup>5</sup>	1.7	4.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 2.7V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_I)$   
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$   
( $V_{IN} = 2.7V$ )

$D_H = \text{Duty Cycle for TTL Inputs High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$

$f_0 = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$

$f_1 = \text{Input Frequency}$

$N_I = \text{Number of Inputs at } f_1$

All currents are in milliamps and all frequencies are in megahertz.

1822 Tbl 06

9

**TRUTH TABLE**

Inputs			Outputs FCT11374
$D_n$	CP	$\overline{OE}$	$O_n$
H	$\downarrow$	L	H
L	$\downarrow$	L	L
X	X	H	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

$\downarrow$  = LOW-to-HIGH clock transition

Z = HIGH Impedance

1822 Tbl 07

### AC CHARACTERISTICS

Symbol	Parameter	'FCT11374				Units	Fig. No.
		MIL		COM'L			
		Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Clock to Output	1.5	5.3	1.5	4.5	ns	1 5
$t_{PZH}$ $t_{PZL}$	Output Enable Time	1.5	5.4	1.5	5.0	ns	1 7
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	1.5	5.1	1.5	4.5	ns	7 8

1822 TMI 08

**Note:**

1. AC Characteristics guaranteed with  $C_L = 50$  pF as shown in Figure 1.

### AC OPERATING REQUIREMENTS


Symbol	Parameter	'FCT11374				Units	Fig. No.
		MIL		COM'L			
		Min. <sup>1</sup>	Max.	Min.	Max.		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW $D_n$ TO CP	2.0	—	1.5	—	ns	9
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW $D_n$ TO CP	1.5	—	1.0	—		
$t_w(H)$ $t_w(L)$	Clock Pulse Width <sup>2</sup> , HIGH or LOW	5.0	—	4.0	—	ns	5

1822 TMI 09

**Notes:**

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. With one data channel toggling,  $t_w(L) = t_w(H) = 2.0$ ns and  $t_r = t_f = 1.0$ ns.

### ORDERING INFORMATION



1822 03