

TOSHIBA MOS MEMORY PRODUCTS

TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

DESCRIPTION

TC55258PL/FL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 100ns. The TC55258PL/FL has two control inputs. Two chip enable inputs (CE1, CE2) allow for device selection and data retention control. When device is placed in standby mode with chip off state, standby current is typically 0.01 μ A. Thus the TC55258PL/FL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. Ultra low standby power allow not only battery but capacitance back up. The TC55258PL/FL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out line plastic flat package.

FEATURES


- Low Power Dissipation
27.5mW/MHz(Typ.) Operating
- Standby Current
0.2 μ A(MAX.) at Ta=25°C
1.0 μ A(MAX.) at Ta=60°C
10.0 μ A(MAX.) at Ta=85°C
- 5V Single Power Supply
- Fully Static Operation
- Data Retention Supply Voltage
: 2.0 ~ 5.5V

• Access Time

	TC55258PL -10/FL-10	TC55258PL -12/FL-12	TC55258PL -15/FL-15
Access Time	100ns	120ns	150ns
CE1 Access Time	100ns	120ns	150ns
CE2 Access Time	100ns	120ns	150ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic Flat Package
- Wide Temperature Operation: -40 ~ 85°C


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	R/W	I/O1 ~ I/O8	POWER
Read	L	H	H	D _{OUT}	I _{DDO}
Write	L	H	L	D _{IN}	I _{DDO}
Standby	*	L	*	High-Z	I _{DDS}
	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 ± 10	°C·sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	-40 ~ 85	°C

*) -3.0V at pulse width 50ns

***) Flat package

D.C. and RECOMMENDED OPERATING CONDITIONS (T_a = -40 ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15

D.C. and OPERATING CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 10\%$)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	
I_{IN}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{OH}	Output High Current	$V_{OH} = 2.4\text{V}$	-1.0	-	-	mA	
I_{OL}	Output Low Current	$V_{OL} = 0.4\text{V}$	4.0	-	-	mA	
V_{OH}	Output High Voltage	$I_{OH} = -20\mu\text{A}$	$V_{DD} - 0.1$	-	-	V	
V_{OL}	Output Low Voltage	$I_{OL} = 20\mu\text{A}$	-	-	0.1	V	
I_{LO}	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ $V_{OUT} = 0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{DDO1}	Operating Current (Read Cycle)*	$V_{DD} = 5.5\text{V}$, $\overline{CE1} = V_{IL}$ $CE2 = V_{IH}$, $R/W = V_{IH}$ $I_{OUT} = 0\text{mA}$ Other Input = V_{IL}/V_{IH}	$t_{\text{cycle}} = 1\mu\text{s}$	-	10	-	mA
			$t_{\text{cycle}} =$ Min. cycle	-	-	70	
I_{DDO2}		$V_{DD} = 5.5\text{V}$, $\overline{CE1} = 0.2\text{V}$ $CE2 = V_{DD} - 0.2\text{V}$ $R/W = V_{DD} - 0.2\text{V}$ Other Input = $V_{DD} - 0.2\text{V}/0.2\text{V}$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	5	-	mA
			$t_{\text{cycle}} =$ Min. cycle	-	-	60	
I_{DDS1}	Standby Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$	-	-	3	mA	
I_{DDS2}	Standby Current	$\overline{CE1} = V_{DD} - 0.2\text{V}$ or $CE2 = 0.2\text{V}$ $V_{DD} = 2.0 \sim 5.5\text{V}$	$T_a = 25^\circ\text{C}$	-	0.01	0.2	μA
			$T_a = 60^\circ\text{C}$	-	-	1.0	
			$T_a = 85^\circ\text{C}$	-	-	10.0	

* Assuming that R/W is Low for Write Cycle, the current consumption is twice as much as that when R/W is high for Write Cycle.

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

A.C. CHARACTERISTICS (Ta=-40~85°C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55258PL -10/FL-10		TC55258PL -12/FL-12		TC55258PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO1}	CE1 Access Time	-	100	-	120	-	150	
t _{CO2}	CE2 Access Time	-	100	-	120	-	150	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	-	50	-	60	-	70	
t _{OH}	Output Data Hold Time	10	-	10	-	10	-	

WRITE CYCLE


SYMBOL	PARAMETER	TC55258PL -10/FL-10		TC55258PL -12/FL-12		TC55258PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	70	-	80	-	100	-	
t _{CW}	Chip Selection to End of Write	90	-	100	-	120	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output in High-Z	-	50	-	60	-	70	
t _{OEW}	R/W to Output in Low-Z	5	-	5	-	5	-	
t _{DS}	Data Set Up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITION


- Input Pulse Levels : 2.4V/0.6V
- Timing Measurement Reference Levels: 2.2V/0.8V
- Output Reference Levels : 2.2V/0.8V
- Input Pulse Rise and Fall Time : 5ns
- Output Load : 100pF + 1 TTL Gate

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (R/W Controlled Write)




TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

WRITE CYCLE 2 (CE1 Controlled Write)



WRITE CYCLE 3 (CE2 Controlled Write)




NOTE:

- (1) R/W is High for Read Cycle.
- (2) Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.

DATA RETENTION CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V	
$I_{DD S2}$	Standby Supply Current	$T_a = 25^\circ\text{C}$	-	0.01	0.2	μA
		$T_a = 60^\circ\text{C}$	-	-	1.0	
		$T_a = 85^\circ\text{C}$	-	-	10.0	
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs	
t_R	Recovery Time	$t_{RC}(1)$	-	-		

CE1 Controlled Data Retention Mode (2)



TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15

CE2 Controlled Data Retention Mode (4)



- NOTE: (1) t_{RC} : Read Cycle Time
- (2) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $\overline{CE1} \geq V_{DD} - 0.2V$.
- (3) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDSI} current flows.
- (4) In CE2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

3V OPERATION SPECIFICATION

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=-10 ~ 60°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	2.7	-	5.5	V
V _{IH}	Input High Voltage	V _{DD} -0.2	-	V _{DD}	
V _{IL}	Input Low Voltage	0	-	0.2	

D.C. and OPERATING CHARACTERISTICS (Ta=-10 ~ 60°C, V_{DD}=2.7V ~ 5.5V)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.*	MAX.	UNIT	
I _{IN}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =V _{DD} -0.2V	-100	-	-	μA	
I _{OL}	Output Low Current	V _{OL} =0.2V	100	-	-	μA	
V _{OH}	Output High Voltage	I _{OH} =-20μA	V _{DD} -0.1	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =20μA	-	-	0.1	V	
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$ or $R/W=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{DDO} **	Operation Current	$\overline{CE1}=V_{IL}$, $CE2=V_{IH}$ R/W=V _{IH} Other Input= V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =1μs	-	3.0	5.0	mA
I _{DDS}	Standby Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL}	Ta=25°C	-	0.01	0.2	μA
			Ta=60°C	-	-	1.0	

All voltage is measured from GND.

* V_{DD}=3V, Ta=25°C. This value shows with typical lot and reference only.

** I_{DDO} is slightly depending on input pulse t_r, t_f. If long t_r, t_f pulse is applied, there are some transient current at input stage. These specification is guaranteed with t_r, t_f < 20ns.

TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

3V OPERATION SPECIFICATION

A.C. CHARACTERISTICS (Ta=-10~60°C, V_{DD}=2.7V~5.5V)

READ CYCLE

SYMBOL	PARAMETER	MIN.	TYP.*	MAX.	UNIT
t _{RC}	Read Cycle Time	1000	-	-	ns
t _{ACC}	Address Access Time	-	300	1000	
t _{CO1}	$\overline{CE1}$ Access Time	-	300	1000	
t _{CO2}	CE2 Access Time	-	300	1000	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	5	-	-	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	-	-	200	
t _{OH}	Output Data Hold Time	10	-	-	

* V_{DD}=3V, Ta=25°C. This value shows with typical lot, and reference only.

WRITE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{WC}	Write Cycle Time	1000	-	-	ns
t _{WP}	Write Pulse Width	500	-	-	
t _{CW}	Chip Selection to End of Write	800	-	-	
t _{AS}	Address Set Up Time	100	-	-	
t _{WR}	Write Recovery Time	100	-	-	
t _{ODW}	R/W to Output in High-Z	-	-	200	
t _{OEW}	R/W to Output in Low-Z	5	-	-	
t _{DS}	Data Set Up Time	400	-	-	
t _{DH}	Data Hold Time	50	-	-	


A.C. TEST CONDITIONS

- Input Pulse Levels : V_{DD}-0.2V/0.2V
- Timing Measurement Reference Levels: V_{DD}/2 / V_{DD}/2
- Output Reference Levels : V_{DD}/2 / V_{DD}/2
- Input Pulse Rise and Fall Time : ≤ 20ns
- Output Load : 100pF + 1 TTL Gate

TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15


DIP 28 PIN OUTLINE DRAWING (DIP28-P-600)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

SOP 28 PIN OUTLINE DRAWING (SOP28-P-450)



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.