
Technical Data ______ CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573





Octal Transparent Latch, 3-State

CD54/74AC/ACT563 - Inverting CD54/74AC/ACT573 - Non-Inverting

Type Features:

Buffered inputs

Typical propagation delay:

4.3 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA-CD54/74AC563 and CD54/74AC573 and the CD54/74ACT563 and CD54/74ACT573 octal transparent 3state latches use the RCA ADVANCED CMOS technology. The outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the 3-state outputs. When the Output Enable (\overline{OE}) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD74AC/ACT563 and CD74AC/ACT573 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT563 and CD54AC/ACT573, available in chip form (H'suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

Output Enable	Latch Enable	Data	AC/ACT563 Output	AC/ACT573 Output
L	н	н	L	н
L	н	L	Н	L
L	L	1	н	L
L	L	h	L	н
H	X	X	Z	Z

TRUTH TABLE

Note:

- L = Low voltage level
- H = High voltage level I = Low voltage level one set-up
- time prior to the high to low latch enable transition

h ≈ High voltage level one set-up time prior to the high to low latch enable transition.

- X = Don't Care
- Z = High Impedance State

This data sheet is applicable to the CD74AC563, CD54/74AC573, and CD54/74ACT573. The CD54AC563 and CD54/74ACT563 were not acquired from Harris Semiconductor.

File Number 1956

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

MAXIMUM RATINGS, Absolute-Maximum Values:

	- , · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
DC SUPF	PLY-VOLTAGE (V _{cc})	
DC INPU	1 DIODE CURRENT, In (for $V_1 < -0.5$ V or $V_1 > V_{cc} + 0.5$ V)	+20 mA
00000	2 UT DIODE CURRENT, I _{ok} (for V _o < -0.5 V or V _o > V _{oc} + 0.5 V)	+50 mA
DC OUT	2 UT SOURCE OR SINK CURRENT per Output Pin, I ₀ (for V ₀ > -0.5 V or V ₀	$> < V_{cc} + 0.5 V$)
		+100 mA*
POWER I	DISSIPATION PER PACKAGE (PD):	
For T _A	= -55 to +100°C (PACKAGE TYPE E)	
For T _A	= +100 to +125°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For IA	= -55 to +70°C (PACKAGE TYPE M)	
For TA	= +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERALI	NG-TEMPERATURE RANGE (T _A):	
PACK	AGE TYPE F	
PACK/	AGE TYPE E, M	-40 to +125°C
STORAG	E TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TE	MPERATURE (DURING SOLDERING):	
At dist	ance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum \dots	+265°C
Unit in	serted into PC board min. thickness 1/16 in. (1.59 mm) with solder contactir	ng lead tips only +300°C
	4 outputs per device; add \pm 25 mA for each additional output.	- · ·

RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	IITS	
CHANACIERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range, V_{cc}^* : (For T _A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	vv
DC Input or Output Voltage, Vi, Vo	0	Vcc	v
Operating Temperature, TA:	-55	+125	l °C
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V(AC Types) at 3.6 V to 5.5 V(AC Types) at 4.5 V to 5.5 V(ACT Types)	0 0	50 20 10	ns/V ns/V ns/V

*Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS

õē 💾		20 VCC
00 -		19 00
아 귀		18 QI
02 4		12 02
03 -		16 03
D4 6		15 04
05 -		14 Ö5
D6 -		13 06
0, 9		12 07
GND 10		LL IF
		Le le
	420% W.	



CD54/74AC563, CD54/74ACT563

CD54/74AC573, CD54/74ACT573

9

Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

STATIC ELECTRICAL CHARACTERISTICS: AC Series

······································						AMBIEN	Т ТЕМРЕ	RATURE	(T _A) - °(C	
CHARACTERISTICS		TEST COI	NDITIONS	v _{cc}	+	25	-40 t	o +85	-55 to +125		UNITS
			l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.].
High-Level Input				1.5	1.2		1.2	_	1.2	<u> </u>	
Voltage	ViH			3	2.1		2.1	_	2.1) v
				5.5	3.85		3.85		3.85]
Low-Level Input				1.5	-	0.3		0.3		0.3	
• Voltage	Vil			3		0.9	-	0.9	_ · · ·	0.9] v
				5.5		1.65		1.65		1.65	1
High-Level Output			-0.05	1.5	1.4		1.4		1.4		
Voltage	V _{он}	VIH	-0.05	3	2.9	-	2.9	_	2.9	-	1
		or	-0.05	4.5	4.4		4.4		4.4		1
		ViL	-4	3	2.58	- 1	2.48		2.4	-	l v
			-24	4.5	3.94		3.8	-	3.7	_	1
		. (-75	5.5			3.85	1	-	_	1
		#. * {	-50	5.5		_	_		3.85	_	1
Low-Level Output			0.05	1.5		0.1		0.1		0.1	1
Voltage	Vol	ViH	0.05	3		0.1		0.1		0.1	1
		or	0.05	4.5	-	0.1		0.1	_	0.1	1
		VIL	12	3	_	0.36		0.44	_	0.5	l v
			24	4.5	- 1	0.36		0.44	_	0.5	1
•		(75	5.5				1.65	_	_	1
		#, * {	50	5.5	_			_		1.65	1
Input Leakage Current	1,	V _{cc} or GND		5.5	_	±0.1		±1	_	±1	μA
3-State Leakage Current	l _{oz}	V _{IH} or									
		ν _{ιι} V _o =		5.5	_	±0.5	_	±5	_	±10	μA
		V _{cc} or GND									
Quiescent Supply Current, MSI	Icc	V _{cc} or GND	0	5.5		8		80		160	μΑ

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. * Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

_ Technical Data

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

					AMBIENT TEMPERATURE (TA) - °C						
CHARACTERIST	ICS	TEST CO	NDITIONS	V _{cc}	+	+25		o +85	-55 to +125		
		(V)	I _o (V) (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	_	2	_	2		v
Low-Level Input Voltage	ViL			4.5 to 5.5		0.8	-	0.8		0.8	v
High-Level Output		VIH	-0.05	4.5	4.4	_	4.4	_	4.4		1
Voltage	V _{он}	or V _{IL}	-24	4.5	3.94		3.8	_	3.7	· _	v . •
		#, * {	-75	5.5			3.85] *.
		<u> </u>	-50	<u>5</u> .5			<u> </u>		3.85]
Low-Level Output Voltage	Vol	V _{iн} or	0.05	4.5		0.1	-	0.1		0.1	
t bridge		24	4.5	_	0.36	_	0.44	_	0.5	Ì	
		#, * {	75	5.5		_	_	1.65		_	V
		<u>"'</u>)	50	5.5		_	_			1.65]
Input Leakage Current	հ	V _{cc} or GND		5.5	_	±0.1	_	±1	_	±1	μA
3-State Leakage Current	loz	ViH or ViL									
		V _o = V _{cc} or GND		5.5		±0.5	—	±5		±10	μA
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8	-	80	_	160	μA
Additional Quiescent S Current per Input Pi TTL Inputs High 1 Unit Load	Supply in ∆Icc	Vcc-2.1		4.5 to 5.5	-	2.4		2.8	_	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. *Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*					
INPUT	ACT563	ACT573				
ÕE	0.87	0.87				
Dn	0.5	0.5				
LE	0.8	0.8				

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

9

Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PREREQUISITE FOR SWITCHING: AC Series

			AMBI	ENT TEMPE	RATURE (1	Г _л) -° С	
CHARACTERISTICS	SYMBOL	V _{cc} (V)		o +85	-55 to +125		UNITS
		(•)	MIN.	MAX.	MIN.	MAX.	
LE Pulse		1.5	44	<u> </u>	50		
Width	tw	3.3*	4.9		5.6	- 1	ns
		5†	3.5	—	4	_	
Setup Time		1.5	2	_	2	_	
Data to LE	tsu	3.3	2		2	_	ns
		5	2	-	2		
Hold Time		1.5	33		38	_	
Data to LE	t _H	3.3	3.7	—	4.2	-	ns
		5	2.6		3	-	

*3.3 V: min. is @ 3 V

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

		V _{cc}		ENT TEMPE			4
CHARACTERISTICS	SYMBOL	▼cc (V)	-40 t	o +85	-55 to	<u>) +125</u>	
			MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Data to Qn AC563	tplн tphl	1.5 3.3* 5†		119 13.4 9.5	 3.7 2.6	131 14.7 10.5	ns
AC573	telh tehl	1.5 3.3 5	 3.1 2.2	96 10.8 7.7		106 11.9 8.5	ns
LE on Qn AC563	tplh tphl	1.5 3.3 5		136 15.3 10.9	 4.2 3	150 16.8 12	ns
AC573	tplн tphl	1.5 3.3 5	4.3 3.1	136 15.3 10.9	 4.2 3	150 16.8 12	ns
Output Enable Times	tezi tezh	1.5 3.3 5	 4.1 2.7	119 14.4 9.5		131 15.8 10.5	ns
Output Disable Times	t _{PLZ} tpнz	1.5 3.3 5		131 13.1 10.5	3.6 2.9	144 14.4 11.5	ns
Power Dissipation Capacitance	CPD§		63	Тур.	63	Тур.	рF
Min. (Valley) Vон During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C		v		
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	Volp See Fig. 1	5		, 1 Тур. (@ 25° C		v
Input Capacitance	Ci		-	10	_	10	pF
3-State Output Capacitance	Co	_	_	15		15	pF

*3.3 V: min. is @ 3.6 V

max. is @ 3 V

†5 V: min. is @ 5.5 V

max. is @ 4.5 V

§C_{PD} is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where $f_i = input$ frequency

 $C_L = output load capacitance$

 $V_{cc} =$ supply voltage.

_ Technical Data CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PREREQUISITE FOR SWITCHING: ACT Series

	SYMBOL	Vcc	AMBIENT TEMPERATURE (T _A) - °C -40 to +85 -55 to +125				
CHARACTERISTICS		V _{cc} (V)		1	-55 to +125		
			MIN.	MAX.	MIN.	MAX.	
LE Pulse Width	tw	5†	3.5		4	-	ns
Setup Time Data to LE	tsu	5	2	_	2	_	ns
Hold Time Data to LE	t _H	5	2.6	_	3	_	ns

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t, t = 3 ns, C = 50 pF

			AMBI	ENT TEMPE	RATURE (1	(A) - °C	T
CHARACTERISTICS	SYMBOL	V _{cc} (V)		-40 to +85		-55 to +125	
			MIN.	MAX.	MIN.	MAX.	1
Propagation Delays: Data to Qn 563	tрін tphi	E L	2.9	10.4	2.9	11.4	
573		5†	2.7	9.4	2.6	10.4	ns
LE to Qn 563 573	tрін tphl	5	3.2	11.4	3.1	12.5	ns
Output Enable Times	tezi tezi	5	3.5	12.3	3.4	13.5	ns
Output Disable Times	lpLz tpHz	5	3.2	11.4	3.1	12.5	ns
Power Dissipation Capacitance	CPD§		63	і Гур.	63 1	Гур.	pF
Min. (Valley) V _{он} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5		4 Typ. (v
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5		1 Тур. (@ 25°C		v
Input Capacitance	C,			10		10	pF
3-State Output Capacitance	Co			15		15	pF

†5 V: min. is @ 5.5 V


max. is @ 4.5 V

§CPD is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 f_c (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where $f_c = input$ frequency $C_L = output load capacitance$ $V_{CC} = supply voltage.$

9

Technical Data, CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573


PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. VOHV AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
- PRR 1 MHz, Ir 3 ns, tj 3 ns, SKEW 1 ns. 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIAED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 # CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANOWIDTH.

9205-42406



Ir = 3 m

.

ly = 3 ns

4

Fig. 1 - Simultaneous switching transient waveforms.




Fig. 3 - Data to Qn output propagation delays.







Fig. 2 - Three-state propagation delay waveforms and test circuit.









9205 42389

Fig. 6 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{CC}	0.5 Vcc



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CD54AC573F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54AC573F3A	Samples
CD54ACT573F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54ACT573F3A	Samples
CD74AC573E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC573E	Samples
CD74AC573EE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC573E	Samples
CD74AC573M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74AC573M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74AC573M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74AC573M96G4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74AC573ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74AC573MG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC573M	Samples
CD74ACT573E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT573E	Samples
CD74ACT573EE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT573E	Samples
CD74ACT573M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples
CD74ACT573M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples
CD74ACT573M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples
CD74ACT573M96G4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples
CD74ACT573ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples



11-Apr-2013

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CD74ACT573MG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT573M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC573, CD54ACT573, CD74AC573, CD74ACT573 :

• Catalog: CD74AC573, CD74ACT573

• Military: CD54AC573, CD54ACT573



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC573M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CD74ACT573M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC573M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74ACT573M96	SOIC	DW	20	2000	367.0	367.0	45.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated