

DAC813

Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER

FEATURES

- $\pm 1/2$ LSB NONLINEARITY OVER TEMPERATURE
- GUARANTEED MONOTONIC OVER TEMPERATURE
- LOW POWER: 270mW typ
- DIGITAL INTERFACE DOUBLE BUFFERED: 12 AND 8 + 4 BITS
- SPECIFIED AT ± 12 V AND ± 15 V POWER SUPPLIES
- RESET FUNCTION TO BIPOLAR ZERO
- 0.3" WIDE DIP AND SO PACKAGES

DESCRIPTION


The DAC813 is a complete monolithic 12-bit digital-to-analog converter with a flexible digital interface. It includes a precision +10V reference, interface control logic, double-buffered latch and a 12-bit D/A con-

verter with voltage output operational amplifier. Fast current switches and laser-trimmed thin-film resistors provide a highly accurate, fast D/A converter.

Digital interfacing is facilitated by a double buffered latch. The input latch consists of one 8-bit byte and one 4-bit nibble to allow interfacing to 8-bit (right justified format) or 16-bit data buses. Input gating logic is designed so that the last nibble or byte to be loaded can be loaded simultaneously with the transfer of data to the D/A latch saving computer instructions.

A reset control allows the DAC813 D/A latch to asynchronously reset the D/A output to bipolar zero, a feature useful for power-up reset, recalibration, or for system re-initialization upon system failure.

The DAC813 is specified to $\pm 1/2$ LSB maximum linearity error (J, A grades) and $\pm 1/4$ LSB (K, B grades). It is packaged in a 28-pin 0.3" wide ceramic DIP (-40°C to $+85^{\circ}\text{C}$ specification temperature range), 28-pin 0.3" wide plastic DIP and 28-lead plastic SO (0°C to $+70^{\circ}\text{C}$).



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL




$T_A = +25^{\circ}\text{C}$, $\pm V_{CC} = \pm 12\text{V}$ or $\pm 15\text{V}$ and load on $V_{OUT} = 5\text{k}\Omega$ || 500pF to common unless otherwise noted.

PARAMETER	CONDITIONS	DAC813AH, JP, JU, AU			DAC813BH, KP, KU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
DIGITAL INPUTS								
Resolution			USB, BOB	12		*	*	Bits
Codes ⁽¹⁾						*	*	
Digital Inputs Over Temperature Range ⁽²⁾								
V_{IH} ⁽³⁾		+2		+5.5	*	*	*	VDC
V_{IL}		0		+0.8	*	*	*	VDC
DATA Bits, \overline{WR} , \overline{Reset} , \overline{LDAC} , \overline{LMSB} , \overline{LLSB}				± 10			*	μA
I_{IH}	$V_{IN} = +2.7\text{V}$			± 10			*	μA
I_{IL}	$V_{IN} = +0.4\text{V}$							
ACCURACY								
Linearity Error			$\pm 1/4$	$\pm 1/2$		$\pm 1/8$	$\pm 1/4$	LSB
Differential Linearity Error			$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
Gain Error ⁽⁴⁾			± 0.05	± 0.2		*	*	%
Unipolar Offset Error ⁽⁵⁾			± 0.01	± 0.02		*	*	% of FSR ⁽⁷⁾
Bipolar Zero Error ⁽⁶⁾			± 0.02	± 0.2		*	*	% of FSR
Monotonicity			Guaranteed			*	*	
Power Supply Sensitivity: $+V_{CC}$	20V Range		5	10		*	*	ppm of FSR/%
$-V_{CC}$			1	10		*	*	ppm of FSR/%
DRIFT								
Gain	Over Specification Temperature Range		± 5	± 30		*	± 15	ppm/ $^{\circ}\text{C}$
Unipolar Offset			± 1	± 3		*	± 3	ppm of FSR/ $^{\circ}\text{C}$
Bipolar Zero			± 3	± 10		*	± 5	ppm of FSR/ $^{\circ}\text{C}$
Linearity Error Over Temperature Range			$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
Monotonicity Over Temperature Range			Guaranteed			*		
SETTLING TIME ⁽⁸⁾ (To Within $\pm 0.01\%$ of FSR of Final Value; $5\text{k}\Omega$ 500pF load) For Full Scale Range Change	20V Range		4.5	6		*	*	μs
	10V Range		3.3	5		*	*	μs
For 1LSB Change at Major Carry ⁽⁹⁾			2			*		μs
Slew Rate			10			*		V/ μs
ANALOG OUTPUT								
Voltage Range: Unipolar	$\pm V_{CC} > \pm 11.4\text{V}$		0 to +10			*		V
Bipolar	$\pm V_{CC} > \pm 11.4\text{V}$		$\pm 5, \pm 10$			*		V
Output Current		± 5			*	*		mA
Output Impedance	At DC		0.2			*		Ω
Short Circuit to Common Duration			Indefinite			*		
REFERENCE VOLTAGE								
Voltage		+9.95	+10	+10.05	*	*	*	V
Source Current Available for External Loads		5			*	*	*	mA
Impedance			2			*	*	Ω
Temperature Coefficient			± 5	± 25		*	*	ppm/ $^{\circ}\text{C}$
Short Circuit to Common Duration			Indefinite			*	*	
POWER SUPPLY REQUIREMENTS								
Voltage: $+V_{CC}$		+11.4	+15	+16.5	*	*	*	VDC
$-V_{CC}$		-11.4	-15	-16.5	*	*	*	VDC
Current: $+V_{CC} + V_L$	No Load		13	15		*	*	mA
$-V_{CC}$	No Load		-5	-7		*	*	mA
Potential at DCOM with Respect to ACOM ⁽¹⁰⁾		-3		+3	*	*	*	V
Power Dissipation			270	330		*	*	mW
TEMPERATURE RANGE								
Specification: J, K		0		+70	*	*	*	$^{\circ}\text{C}$
A, B		-40		+85	*	*	*	$^{\circ}\text{C}$
Operating: J, K		-40		+85	*	*	*	$^{\circ}\text{C}$
A, B		-55		+125	*	*	*	$^{\circ}\text{C}$
Storage: J, K		-60		+100	*	*	*	$^{\circ}\text{C}$
A, B		-65		+150	*	*	*	$^{\circ}\text{C}$

*Same as specification for DAC813AH, JP, JU.

NOTES: (1) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (2) TTL and 5V CMOS compatible. (3) Open DATA input lines will be pulled above +5.5V. See discussion under LOGIC INPUT COMPATIBILITY in the OPERATION section. (4) Specified with 500Ω Pin 6 to 7. Adjustable to zero with external trim potentiometer. (5) Error at input code 000_{HEX} for unipolar mode, FSR = 10V. (6) Error at input code 800_{HEX} for bipolar range. Specified with 100Ω Pin 6 to 4 and with 500Ω pin 6 to 7. See page 9 for zero adjustment procedure. (7) FSR means Full Scale Range and is 20V for the $\pm 10\text{V}$ range. (8) Maximum represents the 3σ limit. Not 100% tested for this parameter. (9) At the major carry, $7FF_{\text{HEX}}$ to 800_{HEX} and 800_{HEX} to $7FF_{\text{HEX}}$. (10) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

MINIMUM TIMING DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

+V _{CC} to ACOM	0 to +18V
-V _{CC} to ACOM	0 to -18V
+V _{CC} to -V _{CC}	0 to +36V
DCOM with respect to ACOM	±4V
Digital Inputs (Pins 11-15, 17-28) to DCOM	-0.5V to +V _{CC}
External Voltage Applied to BPO Span Resistor	±V _{CC}
V _{REF OUT}	Indefinite Short to ACOM
V _{OUT}	Indefinite Short to ACOM
Power Dissipation	750mW
Lead Temperature (soldering, 10s)	+300°C
Max Junction Temperature	+165°C
Thermal Resistance, θ_{JA} : Plastic DIP and SOIC	130°C/W
Ceramic DIP	85°C/W

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	+V _L	Positive supply pin for logic circuits. Connect to +V _{CC} .
2, 3	20V Range	Connect Pin 2 or Pin 3 to Pin 9 (V _{OUT}) for a 20V FSR. Connect both to Pin 9 for a 10V FSR.
4	BPO	Bipolar offset. Connect to Pin 6 (V _{REF OUT}) through 100Ω resistor or 200Ω potentiometer for bipolar operation.
5	ACOM	Analog common, ±V _{CC} supply return.
6	V _{REF OUT}	+10V reference output referred to ACOM.
7	V _{REF IN}	Connected to V _{REF OUT} through a 1kΩ gain adjustment potentiometer or a 500Ω resistor.
8	+V _{CC}	Analog supply input, nominally +12V to +15V referred to ACOM.
9	V _{OUT}	D/A converter voltage output.
10	-V _{CC}	Analog supply input, nominally -12V or -15V referred to ACOM.
11	\overline{WR}	Master enable for \overline{LDAC} , \overline{LLSB} , and \overline{LMSB} . Must be low for data transfer to any latch.
12	\overline{LDAC}	Load DAC. Must be low with \overline{WR} for data transfer to the D/A latch and simultaneous update of the D/A converter.
13	$\overline{\text{Reset}}$	When low, resets the D/A latch such that a Bipolar Zero output is produced. This control overrides all other data input operations.
14	\overline{LMSB}	Enable for 4-bit input latch of D ₈ -D ₁₁ data inputs. NOTE: This logic path is slower than the \overline{WR} path.
15	\overline{LLSB}	Enable for 8-bit input latch of D ₀ -D ₇ data inputs. NOTE: This logic path is slower than the \overline{WR} path.
16	DCOM	Digital common.
17	D0	Data Bit 1, LSB.
18	D1	Data Bit 2.
19	D2	Data Bit 3.
20	D3	Data Bit 4.
21	D4	Data Bit 5.
22	D5	Data Bit 6.
23	D6	Data Bit 7.
24	D7	Data Bit 8.
25	D8	Data Bit 9.
26	D9	Data Bit 10.
27	D10	Data Bit 11.
28	D11	Data Bit 12, MSB, positive true.


ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DICE INFORMATION



DAC813 DIE TOPOGRAPHY

PAD	FUNCTION	PAD	FUNCTION
1	+V _L	15	L LSB
2	20V Range	16	DCOM
3	20V Range	17	DB0 (LSB)
4	BPO	18	DB1
5	ACOM	19	DB2
6	V _{REF OUT}	20	DB3
7	V _{REF IN}	21	DB4
8	+V _{CC}	22	DB5
9	V _{OUT}	23	DB6
10	-V _{CC}	24	DB7
11	WR	25	DB8
12	LDAC	26	DB9
13	Reset	27	DB10
14	LMSB	28	DB11 (MSB)

Substrate Bias: -V_{CC}
 NC: No Connection.

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	204 x 140 ±5	5.18 x 3.56 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Metalization	Aluminum	

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	LINEARITY ERROR, MAX AT +25°C	GAIN DRIFT (ppm/°C)
DAC813AU	Plastic SOIC	-40°C to +85°C	±1/2LSB	±30
DAC813JP	Plastic DIP	0°C to +70°C	±1/2LSB	±30
DAC813JU	Plastic SOIC	0°C to +70°C	±1/2LSB	±30
DAC813KP	Plastic DIP	0°C to +70°C	±1/4LSB	±15
DAC813KU	Plastic SOIC	0°C to +70°C	±1/4LSB	±15
DAC813AH	Ceramic DIP	-40°C to +85°C	±1/2LSB	±30
DAC813BH	Ceramic DIP	-40°C to +85°C	±1/4LSB	±15

PACKAGE INFORMATION







MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC813AH	28-Pin Hermetic Side-Brazed DIP	247
DAC813BH	28-Pin Hermetic Side-Brazed DIP	247
DAC813AP	28-Pin Plastic DIP	246
DAC813KP	28-Pin Plastic DIP	246
DAC813AU	28-Pin Plastic SOIC	217
DAC813JU	28-Pin Plastic SOIC	217
DAC813KU	28-Pin Plastic SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$ unless otherwise noted.



DISCUSSION OF SPECIFICATIONS

INPUT CODES

The DAC813 accepts positive-true binary input codes. DAC813 may be connected by the user for any one of the following codes: USB (Unipolar Straight Binary), BOB (Bipolar Offset Binary) or, using an external inverter on the MSB line, BTC (Binary Two's Complement). See Table I.

DIGITAL INPUT	ANALOG OUTPUT		
	USB Unipolar Straight Binary	BOB Bipolar Offset Binary	BTC* Binary Two's Complement
MSB to LSB			
FFF _{HEX}	+ Full Scale	+ Full Scale	Zero - 1LSB
800 _{HEX}	+ 1/2 Full Scale	Zero	- Full Scale
7FF _{HEX}	+ 1/2 Full Scale - 1LSB	Zero - 1LSB	+ Full Scale
000 _{HEX}	Zero	- Full Scale	Zero

* Invert MSB of BOB code with external inverter to obtain BTC code.

TABLE I. Digital Input Codes.

LINEARITY ERROR

Linearity error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all "1s" and all "0s"). The DAC813 linearity error is specified at $\pm 1/4\text{LSB}$ (max) at $+25^\circ\text{C}$ for B and K grades, and $\pm 1/2\text{LSB}$ (max) for A and J grades.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of $1/2\text{LSB}$ means that the output step size can range from $1/2\text{LSB}$ to $3/2\text{LSB}$ when the input changes from one state to the next. Monotonicity requires that DLE be less than 1LSB over the temperature range of interest.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC813 are monotonic over their specification temperature range.

DRIFT

Gain Drift is a measure of the change in the Full Scale Range (FSR) output over the specification temperature range. Gain Drift is expressed in parts per million per degree Celsius ($\text{ppm}/^\circ\text{C}$).

Unipolar Offset Drift is measured with a data input of 000_{HEX}. The D/A is configured for unipolar output. Unipolar Offset Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of $\text{FSR}/^\circ\text{C}$).

Bipolar Zero Drift is measured with a data input of 800_{HEX}. The D/A is configured for bipolar output. Bipolar Zero Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of $\text{FSR}/^\circ\text{C}$).

SETTLING TIME

Settling Time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.012\%$ of Full Scale Range (FSR): two for maximum full scale range changes of 20V and 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry (7FF_{HEX} to 800_{HEX} and 800_{HEX} to 7FF_{HEX}), the input transition at which worst-case settling time occurs.

REFERENCE SUPPLY

DAC813 contains an on-chip +10V reference. This voltage (pin 6) has a tolerance of $\pm 50\text{mV}$. $V_{\text{REF OUT}}$ must be connected to $V_{\text{REF IN}}$ through a gain adjust resistor with a nominal value of 500Ω . The connection can be made through an optional $1\text{k}\Omega$ trim resistor to provide adjustment to zero.

gain error. The reference output may be used to drive external loads, sourcing at least 5mA. This current should be constant, otherwise the gain of the converter will vary.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a ppm of FSR output change per percent of change in either $+V_{CC}$ or $-V_{CC}$ about the nominal voltages expressed in ppm of FSR/%. The first performance curve on page 5 shows typical power supply rejection versus power supply ripple frequency.

OPERATION

DAC813 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 1.

INTERFACE LOGIC

Input latches hold data temporarily while a complete 12-bit word is assembled before loading into the D/A latch. This double-buffered organization prevents the generation of spurious analog output values. Each latch is independently addressable.

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for the control signals is presented in Table II.

WR	LLSB	LMSB	LDAC	RESET	OPERATION
1	X	X	X	1	No operation
X	X	X	X	0	D/A latch set to 800 _{HEX}
0	1	0	1	1	Enables 4 MSBs input latch
0	0	1	1	1	Enables 8 LSBs input latch
0	1	1	0	1	Loads D/A latch from input latches
0	0	0	0	1	Makes all latches transparent

*"X" = Don't Care

TABLE II. DAC813 Interface Logic Truth Table.

CAUTION: DAC813 was designed to use \overline{WR} as the fast strobe. \overline{WR} has a much faster logic path than \overline{EN}_X (or \overline{LDAC}). Therefore, if one permanently wires \overline{WR} to DCOM and uses only \overline{EN}_X to strobe data into the latches, the DATA HOLD time will be long, approximately 15ns to 30ns, and this time will vary considerably in this range from unit to unit. DATA HOLD time using \overline{WR} is 5ns max.

LOGIC INPUT COMPATIBILITY

The DAC813 digital inputs are TTL, 5V CMOS compatible over the operating range of $+V_{CC}$. The input switching threshold remains at the TTL threshold over the supply range. An equivalent circuit of a digital input is shown in Figure 2.

The logic input current over temperature is low enough to permit driving the DAC813 directly from the outputs of 5V CMOS devices.

Open DATA input lines will float to 7V or more. Although this will not harm the DAC813, current spikes will occur in the input lines when a logic 0 is asserted and, in addition,




FIGURE 1. DAC813 Block Diagram.




FIGURE 2. Equivalent Input Circuit for Digital Inputs.

the speed of the interface will be slower. A digital output driving a DATA input line of the DAC813 must not drive, or let the DATA input float, above +5.5V. Unused DATA inputs should be connected to DCOM.

RESET FUNCTION

When asserted low (<0.8V), $\overline{\text{RESET}}$ (Pin 13) forces the D/A latch to 800_{HEX} regardless of any other input logic condition. If the analog output is connected for bipolar operation (either $\pm 10\text{V}$ or $\pm 5\text{V}$), the output will be reset to Bipolar Zero (0V). If the analog output is connected for unipolar operation (0 to +10V), the output will be reset to half-scale (+5V).

If $\overline{\text{RESET}}$ is not used, it should be connected to a voltage greater than +2V but not greater than +5.5V. If this voltage is not available $\overline{\text{Reset}}$ can be connected to +V_{CC} through a 100kΩ to 1MΩ resistor to limit the input current.

GAIN AND OFFSET ADJUSTMENTS

Figures 3 and 4 illustrate the relationship of offset and gain adjustments to unipolar and bipolar D/A converter output.

OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the offset potentiometer for zero output. For bipolar (BOB,




FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for minus full scale voltage. Example: If the full scale range is connected for 20V, the maximum negative output voltage is -10V. See Table III for corresponding codes.

GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

DIGITAL INPUT MSB to LSB	ANALOG OUTPUT		
	0 to +10V	$\pm 5\text{V}$	$\pm 10\text{V}$
FFF _{HEX}	+9.9976V	+4.9976V	+9.9951V
800 _{HEX}	+5.0000V	0.0000V	0.0000V
7FF _{HEX}	+4.9976V	-0.0024V	-0.0049V
000 _{HEX}	0.0000V	-5.0000V	-10.0000V
1LSB	2.44mV	2.44mV	4.88mV

TABLE III. Digital Input/Analog Output.

INSTALLATION

POWER SUPPLY CONNECTIONS

Note that the lid of the ceramic packaged DAC813 is connected to -V_{CC}. Take care to avoid accidental short circuits in tightly spaced installations.

Power supply decoupling capacitors should be added as shown in Figure 5. Optimum settling performance occurs using a 1 to 10μF tantalum capacitor at -V_{CC} and at least a 0.01μF ceramic capacitor at +V_{CC}. Applications with less critical settling time may be able to use 0.01μF at -V_{CC} as well. The 0.01μF capacitors should be located close to the DAC813.

Pin 1 supplies internal logic and **must** be connected to +V_{CC}.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.




FIGURE 5. Power Supply, Gain, and Offset Connections.

DAC813 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both Analog Common (ACOM, Pin 5) and Digital Common (DCOM, Pin 16) be connected directly to a ground plane under the package. If a ground plane is not used, connect the ACOM and DCOM pins together close to the package. Since the reference point for V_{OUT} and $V_{REF OUT}$ is the ACOM pin, it is also important to connect the load directly to the ACOM pin. Refer to Figure 5.

The change in current in the Analog Common pin (ACOM, Pin 5) due to an input data word change from 000_{HEX} to FFF_{HEX} is only 800μA.

OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC813 may be connected to produce bipolar output voltage ranges of ±10V and ±5V or unipolar output voltage range of 0 to +10V. Refer to Figure 6.

The internal feedback resistors (25kΩ) and the bipolar offset resistor (24.9kΩ) are trimmed to an absolute tolerance of less than ±2%. Therefore, one can change the range by adding a series resistor in various feedback circuit configurations. For example, a 600Ω resistor in series with the 20V range terminal can be used to obtain a 20.48V (±10.24V) range (5mV LSB). A 7.98kΩ resistor in series with the 10V range connection (20V ranges in parallel) gives a 16.384V (±8.192V) bipolar range (4mV LSB). Gain drift will be affected by the mismatch of the temperature coefficient of the external resistor with the internal D/A resistors.

APPLICATIONS

MICROCOMPUTER BUS INTERFACING

The DAC813 interface logic allows easy interface to microcomputer bus structures. The control signal is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.

The latch enable lines \overline{LMSB} , \overline{LLSB} , and \overline{LDAC} determine which of the latches are selected. It is permissible to enable two or more latches simultaneously, as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC813s and later strobed into the D/A latch of all D/As, simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are used, the base address decoder can be simplified or eliminated altogether.

8-BIT INTERFACE

The control logic of DAC813 permits interfacing to right-justified data formats, illustrated in Figure 7. When a 12-bit D/A converter is loaded from an 8-bit bus, two bytes of data are required. Figure 8 illustrates an addressing scheme for right-justified data. The base address is decoded from the high-order address bits. A0 and A1 address the appropriate latches. Note that adjacent addresses are used. X10_{HEX} loads the 8 LSBs and X01_{HEX} loads the 4 MSBs and simultaneously transfers input latch data to the D/A latch. Addresses X00_{HEX} and X11_{HEX} are not used.

INTERFACING MULTIPLE DAC813s IN 8-BIT SYSTEMS

Many applications, such as automatic test systems, require that the outputs of several D/A converters be updated simultaneously. The interface shown in Figure 9 uses a 74LSB138 decoder to decode a set of eight adjacent addresses to load the input latches of four DAC813s. The example uses a right-justified data format.

A ninth address using A3 causes all DAC813s to be updated simultaneously. If a certain DAC813 is always loaded last (for instance, D/A #4), A3 is not needed, saving 8 address

spaces for other uses. Incorporate A3 into the base address decoder, remove the inverter, connect the common $\overline{\text{LDAC}}$ line to $\overline{\text{LLSB}}$ of D/A #4, and connect D1 of the 74LS138 to +5V.

12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application the input latch enable lines, $\overline{\text{LMSB}}$ and $\overline{\text{LLSB}}$, are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC813, is selected by the address decoder and strobed by $\overline{\text{WR}}$.

Be sure and read the CAUTION statement in the LOGIC INPUT COMPATIBILITY section.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.




FIGURE 7. 12-Bit Data Format for 8-Bit Systems.




FIGURE 8. Right-Justified Data Bus Interface.





FIGURE 9. Interfacing Multiple DAC813s to an 8-Bit Bus.

Package Number 217 - 28-Lead SOIC



DIM	INCHES		MILLIMETERS		N	E	DIM	INCHES		MILLIMETERS		N	E
	MIN.	MAX.	MIN.	MAX.				MIN.	MAX.	MIN.	MAX.		
A	.0926	.1043	2.35	2.65									
A1	.004	.0118	0.10	0.30									
B	.013	.020	0.33	0.51	7								
C	.0091	.0125	0.23	0.32									
D	.6969	.7125	17.70	18.10	2								
E	.2914	.2992	7.40	7.60	3								
e	.050	BASIC	1.27	BASIC									
H	.398	.419	10.11	10.65									
h	.010	.0295	0.25	0.75	4								
L	.020	.040	.508	1.02	5								
N	28		28		6								
α	0°	8°	0°	8°									

NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 IN. (0.15 mm) PER SIDE.
- DIMENSION E DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .010 IN. (0.25 mm) PER SIDE.
- THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE

CROSSHATCHED AREA.

- L IS THE LENGTH OF TERMINAL FOR SOLDERING TO A SUBSTRATE.
- N IS THE NUMBER OF TERMINAL POSITIONS.
- THE LEAD WIDTH B, AS MEASURED .014 IN. (0.36 mm) OR GREATER ABOVE THE SEATING PLANE, SHALL NOT EXCEED A MAXIMUM VALUE OF .024 IN. (0.61 mm).
- LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 IN. (0.10 mm) FROM SEATING PLANE.

PACKAGE NUMBER: ZZ217 REV.: G
 JEDEC NUMBER: MS-013-AE
 WITH THE EXCEPTION OF DIM. H, L.

Package Number 246 - 28-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		NO. OF LEADS	DIM	INCHES		MILLIMETERS		NO. OF LEADS
	MIN.	MAX.	MIN.	MAX.			MIN.	MAX.	MIN.	MAX.	
A	--	.210	--	5.33	3	L	.115	.150	2.92	3.81	3
A1	.015	--	0.38	--	3	N	28	28			7
A2	.115	.195	2.92	4.95							
b	.014	.022	0.36	0.56							
b2	.045	.070	1.14	1.78	9						
c	.008	.014	0.20	0.36							
D	1.385	1.425	35.18	36.20	4						
D1	.005	--	0.13	--	4						
E	.300	.325	7.62	8.26	5						
E1	.240	.280	6.10	7.11	4						
e	.100 BASIC		2.54 BASIC								
eA	.300 BASIC		7.62 BASIC		5						
eB	--	.430	--	10.92	6						
eC	.000	.060	0.00	1.52	6						

- NOTES:
1. ALL DIMENSIONS ARE IN INCHES.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).
 5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM \square -C.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
 7. N IS THE MAXIMUM OF TERMINAL POSITIONS.
 8. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

9. b2 MAXIMUM DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).
10. DISTANCE BETWEEN LEADS INCLUDING DAMBAR PROTRUSIONS TO BE .005 (0.13mm) MINIMUM.
11. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.
12. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.

PACKAGE NUMBER: Z7246 REV.: D
 JEDEC NUMBER: MS-001-AG
 WITH THE EXCEPTION OF "N"