| REVISIONS | | | |
|---|---|---|---|
| LTR | DESCRIPTION | DATE (YR-MO-DA) | APPROVED |
| A | Update to reflect latest changes in format and requirements. Editorial changes throughout. les | 05-07-15 | Raymond Monnin |

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

| | | | | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| REV | | | | | | | | | | | | | | | | | | | | |
| SHEET | | | | | | | | | | | | | | | | | | | | |
| REV | | | | | | | | | | | | | | | | | | | | |
| SHEET | | | | | | | | | | | | | | | | | | | | |

| | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| REV STATUS | REV | A | A | A | A | A | A | A | A | A | A | A | | | |
| OF SHEETS | SHEET | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | | |

PMIC N/A

PREPARED BY

Larry T. Gauder

**DEFENSE SUPPLY CENTER COLUMBUS**
**COLUMBUS, OHIO 43218-3990**
**http://www.dscc.dla.mil**

**STANDARD MICROCIRCUIT DRAWING**

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY

Tim H. Noh

APPROVED BY

D. R. Cool

DRAWING APPROVAL DATE

91-05-08

REVISION LEVEL

**A**

MICROCIRCUIT, DIGITAL, BIPOLAR, OCTAL BUS TRANSCEIVER WITH THREE-STATE NONINVERTING OUTPUTS, MONOLITHIC SILICON

| SIZE | CAGE CODE | |
|---|---|---|
| A | **67268** | **5962-90506** |

SHEET 1 OF 11

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

| 5962-90506 | 01 | R | X |
|---|---|---|---|
| Drawing number | Device type (see 1.2.1) | Case outline (see 1.2.2) | Lead finish (see 1.2.3) |

1.2.1 Device type. The device type identify the circuit function as follows:

| Device type | Generic number | Circuit function |
|---|---|---|
| 01 | 54F623 | Octal bus transceiver with three-state noninverting outputs |
| 02 | 54F621 | Octal bus transceiver with open-collector noninverting outputs |

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style |
|---|---|---|---|
| R | GDIP1-T20 or CDIP2-T20 | 20 | dual-in-line |
| S | GDFP2-F20 or CDFP3-F20 | 20 | flat |
| 2 | CQCC1-N20 | 20 | square chip carrier |

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

| | |
|---|---|
| Supply voltage range | -0.5 V dc to +7.0 V dc |
| dc Input voltage | -1.2 V dc at -18 mA to +7.0 V dc |
| Voltage applied to a disabled three-state output | -0.5 V dc to +5.5 V dc |
| Voltage applied to any output in the high state | -0.5 V dc to $V_{CC}$ |
| Input current range | -30 mA to +5.0 mA |
| Current into any output in the low state: | |
| (Any A) | 40 mA |
| (Any B) | 96 mA |
| Storage temperature range | -65°C to +150°C |
| Maximum power dissipation ($P_D$) 2/ | 770 mW |
| Lead temperature (soldering, 10 seconds) | +300°C |
| Thermal resistance, junction-to-case ($\theta_{JC}$) | See MIL-STD-1835 |
| Junction temperature ($T_J$) | +175°C |

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operatiion at the maximum levels may degrade performance and affect reliability.

2/ Maximum power dissipation is defined as $V_{CC}$ x $I_{CC}$, and must withstand the added $P_D$ due to short circuit test; for device 01; e.g., $I_{OS}$

1.4 Recommended operating conditions.

| | |
|---|---|
| Supply voltage range ($V_{CC}$) | +4.5 V dc to +5.5 V dc |
| Minimum high level input voltage ($V_{IH}$) | 2.0 V dc |
| Maximum low level input voltage ($V_{IL}$) | 0.8 V dc |
| Maximum input clamp current ($I_{I C}$) | -18mA |
| Maximum high level output current ($I_{OH}$) (Device 01): | |
| (Any A) | -3 mA |
| (Any B) | -12 mA |
| Maximum high level output voltage ($V_{OH}$) (Device 02) | 5.5 V |
| Maximum low level output current ($I_{OL}$): | |
| (Any A) | 20 mA |
| (Any B) | 48 mA |
| Case temperature range ($T_C$) | -55°C to +125°C |

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 3

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified | | Group A subgroups | Device type | Limits | | Unit |
|---|---|---|---|---|---|---|---|---|
| | | | | | | Min | Max | |
| High level output voltage (any A) | $V_{OH}$ | $V_{CC}$ = 4.5 V, $V_{IH}$ = 2.0 V, $V_{IL}$ = 0.8 V | $I_{OH}$ = -1 mA | 1, 2, 3 | 01 | 2.5 | | V |
| | | | $I_{OH}$ = -3 mA | | | 2.4 | | |
| High level output voltage (any B) | | | $I_{OH}$ = -3 mA | | | 2.4 | | |
| | | | $I_{OH}$ = -12 mA | | | 2.0 | | |
| Low level output voltage (any A) | $V_{OL}$ | $V_{CC}$ = 4.5 V, $V_{IH}$ = 2.0 V, $V_{IL}$ = 0.8 V | $I_{OL}$ = 20 mA | 1, 2, 3 | All | | 0.5 | V |
| Low level output voltage (any B) | | | $I_{OL}$ = 48 mA | | | | 0.55 | |
| Input clamp voltage | $V_{IC}$ | $V_{CC}$ = 4.5 V, | $I_{IN}$ = -18 mA | 1, 2, 3 | All | | -1.2 | V |
| High level output current | $I_{OH}$ | $V_{CC}$ = 4.5 V | $V_{OH}$ = 5.5 V | 1, 2, 3 | 02 | | 100 | µA |
| High level input current | $I_{IH1}$ | $V_{CC}$ = 5.5 V | $V_{IN}$ = 5.5 V, A and B | 1, 2, 3 | All | | 1.0 | mA |
| | | | $V_{IN}$ = 7.0 V, GAB or $\overline{GBA}$ | | | | 100 | µA |
| | $I_{IH2}$ | | $V_{IN}$ = 2.7 V, A and B 1/ | 1, 2, 3 | All | | 70 | µA |
| | | | $V_{IN}$ = 2.7 V, GAB or $\overline{GBA}$ | | | | 20 | |
| Low level input current (A and B) 1/ | $I_{IL}$ | $V_{CC}$ = 5.5 V | $V_{IN}$ = 0.5 V | 1, 2, 3 | 01 | | -0.7 | mA |
| | | | | | 02 | | -0.65 | |
| Low level input current (GAB or $\overline{GBA}$) | | | | | All | | -.6 | mA |
| Output current (any A) | $I_{OS}$ | $V_{CC}$ = 5.5 V 2/ | $V_{OUT}$ = 0.0 V | 1, 2, 3 | 01 | -60 | -150 | mA |
| Output current (any B) | | | | | | -100 | -225 | |
| Supply current | $I_{CCH}$ | $V_{CC}$ = 5.5 V | $\overline{GBA}$ = GAB = 4.5 V, A1-A8 = 4.5 V | 1, 2, 3 | All | | 140 | mA |
| | $I_{CCL}$ | | $\overline{GBA}$ = GAB = 4.5 V, A1-A8 = GND | | All | | 140 | |
| | $I_{CCZ}$ | | GAB = GND, $\overline{GBA}$ = A1-A8 = 4.5 V | | 01 | | 130 | |
| Functional tests | | See 4.3.1c, $V_{CC}$ = 4.5 and 5.5 V | | 7, 8 | All | | | |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions<br>$-55°C \le T_C \le +125°C$<br>unless otherwise specified | | Group A subgroups | Device type | Limits | | Unit |
|---|---|---|---|---|---|---|---|---|
| | | | | | | Min | Max | |
| Propagation delay time, A to B | $t_{PLH1}$ | $C_L$ = 50 pF, $R_1 = R_2 = 500\Omega$, See figure 3 | $V_{CC}$ = 5.0 V | 9 | 01 | 1.2 | 5.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.1 | 7.0 | |
| | $t_{PHL1}$ | | $V_{CC}$ = 5.0 V | 9 | | 2.2 | 7.0 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.6 | 8.0 | |
| Propagation delay time, B to A | $t_{PLH2}$ | | $V_{CC}$ = 5.0 V | 9 | 01 | 1.2 | 5.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.1 | 7.5 | |
| | $t_{PHL2}$ | | $V_{CC}$ = 5.0 V | 9 | | 1.7 | 6.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.6 | 8.0 | |
| Output enable time, $\overline{G}$BA to A | $t_{PZH1}$ | | $V_{CC}$ = 5.0 V | 9 | 01 | 3.1 | 10.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.7 | 13.5 | |
| | $t_{PZL1}$ | | $V_{CC}$ = 5.0 V | 9 | | 2.8 | 9.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.5 | 11.0 | |
| Output disable time, $\overline{G}$BA to A | $t_{PHZ1}$ | | $V_{CC}$ = 5.0 V | 9 | 01 | 1.7 | 6.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.6 | 10.0 | |
| | $t_{PLZ1}$ | | $V_{CC}$ = 5.0 V | 9 | | 1.7 | 6.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.5 | 7.5 | |
| Output enable time, GAB to B | $t_{PZH2}$ | | $V_{CC}$ = 5.0 V | 9 | 01 | 2.8 | 10.0 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.7 | 12.5 | |
| | $t_{PZL2}$ | | $V_{CC}$ = 5.0 V | 9 | | 2.8 | 9.0 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.8 | 10.0 | |
| Output disable time, GAB to B | $t_{PHZ2}$ | | $V_{CC}$ = 5.0 V | 9 | 01 | 2.2 | 8.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 1.9 | 11.5 | |
| | $t_{PLZ2}$ | | $V_{CC}$ = 5.0 V | 9 | | 3.2 | 9.0 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 3.1 | 11.0 | |

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions<br>$-55°C \le T_C \le +125°C$<br>unless otherwise specified | | Group A subgroups | Device type | Limits | | Unit |
|---|---|---|---|---|---|---|---|---|
| | | | | | | Min | Max | |
| Propagation delay time, A to B | $t_{PLH1}$ | $C_L$ = 50 pF, $R_1 = R_2 = 500\Omega$, See figure 3 | $V_{CC}$ = 5.0 V | 9 | 02 | 6.0 | 12.0 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 5.5 | 13.0 | |
| | $t_{PHL1}$ | | $V_{CC}$ = 5.0 V | 9 | | 2.5 | 8.0 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.0 | 8.5 | |
| Propagation delay time, B to A | $t_{PLH2}$ | | $V_{CC}$ = 5.0 V | 9 | 02 | 6.0 | 12.0 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 5.5 | 12.5 | |
| | $t_{PHL2}$ | | $V_{CC}$ = 5.0 V | 9 | | 2.5 | 7.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.0 | 8.0 | |
| Propagation delay time, $\overline{G}$BA to A | $t_{PLH3}$ | | $V_{CC}$ = 5.0 V | 9 | 02 | 6.0 | 13.5 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 5.5 | 14.0 | |
| | $t_{PHL3}$ | | $V_{CC}$ = 5.0 V | 9 | | 3.5 | 10.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 2.5 | 11.0 | |
| Propagation delay time, GAB to A | $t_{PLH4}$ | | $V_{CC}$ = 5.0 V | 9 | 02 | 7.0 | 15.0 | ns |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 6.0 | 17.0 | |
| | $t_{PHL4}$ | | $V_{CC}$ = 5.0 V | 9 | | 3.5 | 9.5 | |
| | | | $V_{CC}$ = 4.5 and 5.5 V | 10, 11 | | 3.0 | 10.0 | |

1/ For I/O ports, the parameters $I_{IH2}$ and $I_{IL}$ include the off-state output current ($I_{OZH}$ and $I_{OZL}$).

2/ Not more than one output shall be tested at one time and the duration of the test condition shall not exceed 1 second.

| Device types | 01 and 02 |
|---|---|
| Case outlines | R, S, and 2 |
| Terminal number | Terminal symbols |
| 1 | GAB |
| 2 | A1 |
| 3 | A2 |
| 4 | A3 |
| 5 | A4 |
| 6 | A5 |
| 7 | A6 |
| 8 | A7 |
| 9 | A8 |
| 10 | GND |
| 11 | B8 |
| 12 | B7 |
| 13 | B6 |
| 14 | B5 |
| 15 | B4 |
| 16 | B3 |
| 17 | B2 |
| 18 | B1 |
| 19 | $\overline{G}$BA |
| 20 | $V_{CC}$ |

FIGURE 1. Terminal connections.

Devices 01 and 02

| Enable inputs | | Operation |
|---|---|---|
| $\overline{G}$ BA | GAB | |
| L | L | B data to A bus |
| H | H | A data to B bus |
| H | L | Isolation |
| L | H | B data to A bus,<br>A data to B bus |

H = High voltage level
L = Low voltage level

FIGURE 2. Truth table.




PROPAGATION DELAY TIME




THREE-STATE OUTPUT HIGH AND LOW ENABLE AND DISABLE TIMES

NOTES:

1. $C_L$ includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses have the following characteristics: PRR = 1 MHz, $t_r = t_f$ = 2.5 ns, duty cycle = 50 percent.
4. When measuring propagation delay times of three-state outputs, switch S1 is open.
5. When measuring pulse widths, $t_r = t_f \leq 1$ ns.
6. The outputs are measured one at a time with one input transition per measurement.

FIGURE 3. Test circuit and switching waveforms.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) $T_A$ = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements | Subgroups (in accordance with MIL-STD-883, method 5005, table I) |
|---|---|
| Interim electrical parameters (method 5004) | - - - |
| Final electrical test parameters (method 5004) | 1*, 2, 3, 7, 8, 9, 10, 11 |
| Group A test requirements (method 5005) | 1, 2, 3, 7, 8, 9, 10, 11 |
| Groups C and D end-point electrical parameters (method 5005) | 1, 2, 3 |

* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) $T_A$ = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-07-15

Approved sources of supply for SMD 5962-90506 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

| Standard microcircuit drawing PIN 1/ | Vendor CAGE number | Vendor similar PIN 2/ |
|---|---|---|
| 5962-9050601RA | 3/<br>3/ | SNJ54F623J<br>54F623/BLA |
| 5962-9050601SA | 01295<br>3/ | SNJ54F623W<br>54F623/BKA |
| 5962-90506012A | 3/<br>3/ | SNJ54F623FK<br>54F623/B2A |
| 5962-9050602RA | 3/ | SNJ54F621J |
| 5962-9050602SA | 3/ | SNJ54F621W |
| 5962-90506022A | 3/ | SNJ54F621FK |

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source.

| Vendor CAGE number | Vendor name and address |
|---|---|
| 01295 | Texas Instruments, Inc.<br>Semiconductor Group<br>8505 Forest Ln.<br>PO Box 660199<br>Dallas, Tx 75243<br>POC U.S. Highway 75 South<br>P.O. Box 84, M/S 853<br>Sherman, TX 75090-9493 |