

FEATURES

- Function, Pinout and Drive Compatible with the FCT, F and AM29841 Logic
- FCT-C speed at 5.5ns max. (Com'l)
FCT-B speed at 6.5ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'l), 32 mA (Mil)
15 mA Source Current (Com'l), 12 mA (Mil)
- Buffered Common Clear and Preset Input
- High Speed Parallel Latches
- Buffered Common Latch Enable Input


2

DESCRIPTION



The 'FCT841T series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'FCT841T is a buffered 10-bit wide version of the 'FCT373 function.

The 'FCT841T high performance interface family is designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

LOGIC SYMBOLS



PIN CONFIGURATIONS



PIN DESCRIPTION

| Name | IO | Description |
|-----------------|----|---|
| D_1 | I | The latch data inputs. |
| LE | I | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| Y_1 | O | The three-state latch outputs. |
| \overline{OE} | I | The output enable control. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the outputs Y_1 are in the high-impedance (off) state. |

1719 Tbl 01

FUNCTION TABLES §

'FCT841T

| Inputs | | | Internal | Outputs | Function |
|-----------------|----|-------|----------|---------|------------------|
| \overline{OE} | LE | D_1 | O_1 | Y_1 | |
| H | X | X | X | Z | High Z |
| H | H | L | L | Z | High Z |
| H | H | H | H | Z | HighZ |
| H | L | X | NC | Z | Latched (High Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H | Transparent |
| L | L | X | NC | NC | Latched |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

§ H = HIGH, L = LOW, X = Don't care, NC = No Change, Z = High Impedance.

1719 Tbl 02

ABSOLUTE MAXIMUM RATINGS^{1,2}

| Symbol | Parameter | Value | Unit |
|-----------|--------------------------------|--------------|------|
| T_{STG} | Storage Temperature | -65 to +150 | °C |
| T_A | Ambient Temperature Under Bias | -65 to +135 | °C |
| V_{CC} | V_{CC} Potential to Ground | -0.5 to +7.0 | V |
| P_T | Power Dissipation | 0.5 | W |

1719 Tbl 03

| Symbol | Parameter | Value | Unit |
|--------------|---------------------------|--------------|------|
| I_{OUTPUT} | Current Applied to Output | 120 | mA |
| V_{IN} | Input Voltage | -0.5 to +7.0 | V |
| V_{OUT} | Voltage Applied to Output | -0.5 to +7.0 | V |

1719 Tbl 04

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

| Free Air Ambient Temperature | Min | Max |
|------------------------------|-------|--------|
| Military | -55°C | +125°C |
| Commercial | 0°C | +70°C |

1719 Tbl 05

| Supply Voltage (V_{CC}) | Min | Max |
|-----------------------------|--------|--------|
| Military | +4.5V | +5.5V |
| Commercial | +4.75V | +5.25V |

1719 Tbl 06

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

| Symbol | Parameter | | Min | Typ ¹ | Max | Units | V_{CC} | Conditions |
|-----------|---|------------|-----|------------------|------|-------|----------|---|
| V_{IH} | Input HIGH Voltage | | 2.0 | | | V | | |
| V_{IL} | Input LOW Voltage | | | | 0.8 | V | | |
| V_H | Hysteresis | | | 0.2 | | V | | All inputs |
| V_{IK} | Input Clamp Diode Voltage | | | -0.7 | -1.2 | V | MIN | $I_{IN} = -18mA$ |
| V_{OH} | Output HIGH Voltage | Military | 2.4 | 3.3 | | V | MIN | $I_{OH} = -12mA$ |
| | | Commercial | 2.4 | 3.3 | | V | MIN | $I_{OH} = -15mA$ |
| V_{OL} | Output LOW Voltage | Military | | 0.3 | 0.5 | V | MIN | $I_{OL} = 32mA$ |
| | | Commercial | | 0.3 | 0.5 | V | MIN | $I_{OL} = 48mA$ |
| | | Commercial | | 0.3 | 0.5 | V | MIN | $I_{OL} = 64mA$ |
| I_I | Input HIGH Current | | | | 20 | μA | MAX | $V_{IN} = V_{CC}$ |
| I_{IH} | Input HIGH Current | | | | 5 | μA | MAX | $V_{IN} = 2.7V$ |
| I_{IL} | Input LOW Current | | | | -5 | μA | MAX | $V_{IN} = 0.5V$ |
| I_{OZH} | Off State I_{OUT} : HIGH-Level Output Current | | | | 10 | μA | MAX | $V_{OUT} = 2.7V$ |
| I_{OZL} | Off State I_{OUT} : LOW-Level Output Current | | | | -10 | μA | MAX | $V_{OUT} = 0.5V$ |
| I_{OS} | Output Short Circuit Current ² | | -60 | -120 | -225 | mA | MAX | $V_{OUT} = 0.0V$ |
| I_{OFF} | Power-off Disable | | | | 100 | μA | 0V | $V_{OUT} = 4.5V$ |
| C_{IN} | Input Capacitance ³ | | | 5 | 10 | pF | MAX | All inputs |
| C_{OUT} | Output Capacitance ³ | | | 9 | 12 | pF | MAX | All outputs |
| I_{CC} | Quiescent Power Supply Current | | | 0.2 | 1.5 | mA | MAX | $V_{IN} \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ |

1719 Tbl 07

Notes:

1. Typical values are at $V_{CC} = 3.3V$, $T_A = +25^\circ C$ ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
3. This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Typ ¹ | Max | Units | Conditions |
|-----------------|--|------------------|-------------------|------------|---|
| ΔI_{CC} | Quiescent Power Supply Current (TTL inputs) ² | 0.5 | 2.0 | mA | $V_{CC} = \text{MAX}$, $V_{IN} = 2.7V^2$, $f_i = 0$, Outputs Open |
| I_{CCD} | Dynamic Power Supply Current ³ | 0.15 | 0.25 | mA/ MHz | $V_{CC} = \text{MAX}$, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE} = \text{GND}$, $LE = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ |
| I_C | Total Power Supply Current ⁵ | 1.7 | 4.0 | mA | $V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 10\text{MHz}$, $\overline{OE} = \text{GND}$, $LE = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ |
| | | 2.0 | 5.0 | mA | $V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 10\text{MHz}$, $\overline{OE} = \text{GND}$, $LE = V_{CC}$, $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$ |
| | | 3.2 | 6.5 ⁴ | mA | $V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, $\overline{OE} = \text{GND}$, $LE = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ |
| | | 5.2 | 14.5 ⁴ | mA | $V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, $\overline{OE} = \text{GND}$, $LE = V_{CC}$, $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$ |

1719 Tbl 08

Notes:

- Typical values are at $V_{CC} = 3.3V$, +25°C ambient.
- Per TTL driven input ($V_{IN} = 2.7V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $$I_C = I_{CC}^{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$$

$$(V_{IN} = 2.7V)$$

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Sym. | Parameter | Test Conditions ^{1,2} | 'FCT841AT | | | | 'FCT841BT | | | | 'FCT841CT | | | | Units |
|------------------------|--|---|-------------------|------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|-------|
| | | | MIL | | COM'L | | MIL | | COM'L | | MIL | | COM'L | | |
| | | | Min. ² | Max. | Min. ² | Max. | Min. ² | Max. | Min. ² | Max. | Min. ² | Max. | Min. ² | Max. | |
| t_{PLH} t_{PHL} | Propagation Delay D _i to Y _i (LE = HIGH) | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | | 10.0 | | 9.0 | | 7.5 | | 6.5 | | 6.3 | | 5.5 | ns |
| | | $C_L = 300\text{pF}^3$ $R_L = 500\Omega$ | | 15.0 | | 13.0 | | 15.0 | | 13.0 | | 15.0 | | 13.0 | ns |
| t_{SU} | Data to LE Set-up Time | $C_L = 50\text{pF}$ | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | ns | |
| t_H | Data to LE Hold Time | $R_L = 500\Omega$ | 3.0 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay LE to Y _i | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | | 13.0 | | 12.0 | | 10.5 | | 8.0 | | 6.8 | | 6.4 | ns |
| | | $C_L = 300\text{pF}^3$ $R_L = 500\Omega$ | | 20.0 | | 16.0 | | 18.0 | | 15.5 | | 16.0 | | 15.0 | ns |
| t_{PZH} t_{PZL} | Output Enable Time OE to Y _i | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | | 13.0 | | 11.5 | | 8.5 | | 8.0 | | 7.3 | | 6.5 | ns |
| | | $C_L = 300\text{pF}^3$ $R_L = 500\Omega$ | | 25.0 | | 23.0 | | 15.0 | | 14.0 | | 13.0 | | 12.0 | ns |
| t_{PHZ} t_{PLZ} | Output Disable Time OE to Y _i | $C_L = 5\text{pF}^3$ $R_L = 500\Omega$ | | 9.0 | | 7.0 | | 6.5 | | 6.0 | | 6.0 | | 5.7 | ns |
| | | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | | 10.0 | | 8.0 | | 7.5 | | 7.0 | | 6.3 | | 6.0 | ns |

Notes:

- See test circuit and waveforms.
 - Minimum limits are guaranteed but not tested on Propagation Delays.
 - This parameters are guaranteed but not tested.
- * See "Parameter Measurement Information" in the General Information Section.

1719 Tbl 09

ORDERING INFORMATION

