

Expandable 16,384 x 4 Static RAM

Features

- Ultra high speed
 - 10 ns tAA
- Output enable (OE) feature
- Five chip enables ($\overline{CE}_{1,2,3}$ and $CE_{4,5}$) to expand memory
- BiCMOS for optimum speed/power
- Low active power
 - 650 mW
- Low standby power
 - 200 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.

Functional Description

The CY7B160 is a high-performance BiCMOS static RAM organized as 16,348 x 4 bits. A memory expansion feature is provided to save access time by eliminating the need for an external decoder when stacking CY7B160s. Five chip enable inputs $(\overline{CE}_1, \overline{CE}_2, \overline{CE}_3, CE_4, \text{ and } CE_5)$ make it easy to increase memory depth with up to four CY7B160s. The primary chip enable (\overline{CE}_1) can be used to enable or power down all four devices together while chip enables \overline{CE}_2 , \overline{CE}_3 , CE_4 , and CE_5 can be used as extra address pins to enable or power down each device individually.


Memory expansion is facilitated by threestate drivers and an active LOW output enable (OE). The device has a power-down

feature, reducing the power consumption by 67% when deselected by any CE input.

Writing to the device is accomplished when $\overrightarrow{CE}_{1,2,3}$ and \overrightarrow{WE} inputs are LOW while CE4,5 inputs are HIGH. Data on the four input/output pins (I/O₀ through I/O₃) is written into the memory location specified on the address pins (A₀ through A₁₃).

Reading the device is accomplished by taking chip enables $\overline{CE}_{1,2,3}$ LOW and \overline{OE} LOW while write enable (WE) and chip enables CE_{4,5} remain HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high-impedance state when $\overline{CE}_{1,2,3}$ or \overline{OE} is $\widecheck{H}IGH$, or when \overline{WE} or CE4,5 are LOW.



Selection Guide

| | | 7B160-10 | 7B160-12 | 7B160-15 |
|--------------------------------|------------|----------|----------|----------|
| Maximum Access Time (ns) | | 10 | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 130 | 120 | 115 |
| | Military | | 145 | 135 |
| Maximum Standby | Commercial | 40 | 40 | 40 |
| Current (mA) | Military | | 60 | 50 |

Shaded area contains preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

| Storage Temperature 65°C to + 150°C |
|--|
| Ambient Temperature with |
| Power Applied 55°C to + 125°C |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V |
| DC Voltage Applied to Outputs |
| in High Z State 0.5V to +7.0V |
| DC Input Voltage ^[1] 3.0V to + 7.0V |
| Output Current into Outputs (Low) |

| Static Discharge Voltage(per MIL-STD-883, Method 3015) | > 2001V |
|--|----------|
| Latch-Up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} |
|-------------------------|------------------------|-----------------|
| Commercial | 0°C to + 70°C | 5V ± 10% |
| Military ^[2] | - 55°C to + 125°C | 5V ± 10% |

Electrical Characteristics Over the Operating Range^[3]

| | | | | | 7B160-10 Min. Max. | | 7B16 | 50-12 | 7B16 | 60-15 | |
|-----------------|----------------------------------|--|--|-------|-------------------------|------|-----------------|-------|----------|-------|-------|
| Parameters | Description | т | est Conditions | | | | Min. | Max. | Min. | Max. | Units |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min.$ | $I_{OH} = -4.0 \text{ mA}$ | Com'l | 2.4 | | 2.4 | | 2.4 | | V |
| | | | $I_{OH} = -2.0 \text{ mA}$ | Mil | | | | | | | |
| V _{OL} | Output LOW Voltage | $V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$ | | | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | V _{cc} | 2.2 | V _{CC} | 2.2 | V_{cc} | V | |
| V _{IL} | Input LOW Voltage[1] | | | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V | |
| I _{IX} | Input Load Current | GND ≤ V _o | | -10 | + 10 | -10 | + 10 | -10 | + 10 | μА | |
| I _{OZ} | Output Leakage Current | GND ≤ V ₁ ≤ Output Disal | | -10 | + 10 | -10 | + 10 | -10 | + 10 | μА | |
| I _{cc} | V _{CC} Operating Supply | $V_{CC} = Max.$ | | Com'l | | 130 | | 120 | | 115 | mA |
| | Current | $I_{OUT} = 0 \text{ mA}$ f = f max. | A. | Mil | | | | 145 | | 135 | |
| I _{SB} | CE Power-Down | | $_{2}$, or $\overline{\text{CE}}_{3}$) $\geq V_{1H}$ | Com'l | | 40 | | 40 | | 40 | mA |
| | Current | or (CE ₄ or C | $(E_5) \leq V_{1L}$ | Mil | İ | | | 60 | | 50 | 1 |

Shaded area contains preliminary information.


Capacitance[4]


| Parameters | Description | Test Conditions | Max. ^[5] | Units |
|-----------------|--------------------|---|---------------------|-------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 5 | pF |
| Cout | Output Capacitance | $V_{CC} = 5.0V$ | 7 | pF |

Notes:

- 1. V_{IL} min. = -3.0V for pulse durations less than 30 ns.
- 2. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.
- 5. For all packages except Cerdip (D22), which has maximums of C_{IN} = 8 pF, C_{OUT} = 9 pF.

AC Test Loads and Waveforms







Switching Characteristics Over the Operating Range [2, 6]

| | | 7B1 | 7B160-10 7B160-12 | | | 7B160-15 | | |
|-------------------|---|------|-------------------|------|------|----------|---------------|-------|
| Parameters | Description | Max. | Max. | Min. | Max. | Min. | Max. | Units |
| READ CYCL | E | | · | L | 1 | L | 1 | |
| t _{RC} | Read Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{AA} | Address to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{OHA} | Output Hold from Address Change | 3 | <u> </u> | 3 | | 3 | | ns |
| t _{ACE} | CE _{1,2,3} LOW and CE _{4,5} HIGH to Data Valid | | 10 | | 12 | - | 15 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | | 6 | | 8 | ns |
| t _{LZOE} | OE LOW to Low Z | 2 | | 2 | | 3 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[7] | | 5 | | 6 | | 7 | ns |
| t _{LZCE} | $\overline{\text{CE}}_{1,2,3}$ LOW, $\text{CE}_{4,5}$ HIGH to Low $Z^{[8]}$ | 2 | | | | 3 | | ns |
| t _{HZCE} | CE _{1,2,3,4,5} HIGH to High Z ^[7,8] | | 5 | | 6 | | 7 | ns |
| WRITE CYC | $\Gamma E_{[b]}$ | | | | | | اـــــــــــا | |
| t _{wc} | Write Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{SCE} | CE _{1,2,3} LOW and CE _{4,5} HIGH to Write End | 8 | | 8 | | 10 | | ns |
| t _{AW} | Address Set-Up to Write End | 8 | | 8 | | 10 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 8 | | 8 | | 10 | | ns |
| t _{SD} | Data Set-Up to Write End | 5 | | 6 | | 7 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[8] | 2 | | 2 | - | 3 | | ns |
| t _{HZWE} | WE LOW to High Z ^[7, 8] | 0 | 5 | 0 | 6 | 0 | 7 | ns |

Notes:


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and C_L = 20 pF.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- t_{HZCE} t_{HZWE}, t_{HZOE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady state voltage.
- 9. The internal write time of the memory is defined by the overlap of $\overrightarrow{CE}_{1:2:3}$ LOW, $CE_{4:5}$ HIGH, and \overrightarrow{WE} LOW. All signals must be in this

state to initiate a write and any signal can terminate a write by changing state. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, \overline{CE} = V_{1L} and \overline{OE} = V_{1L} .
- 12. Address valid prior to or coincident with \overline{CE} transition LOW.
- 13. Data I/O will be high-impedance if $\overline{OE} = V_{IH}$.


Switching Waveforms

Read Cycle No. 1[10, 11]







Switching Waveforms (continued)



Write Cycle No. 1 (WE Controlled)[9, 13]









Truth Table

| CE ₁ | CE ₂ | CE ₃ | CE ₄ | CE ₅ | WE | ŌĒ | Inputs/Outputs | Mode |
|-----------------|-----------------|-----------------|-----------------|-----------------|----|----|----------------|---------------------|
| L | L | L | Н | Н | Н | L | Data Out | Read |
| L | L | L | Н | Н | L | X | Data In | Write |
| L | L | L | Н | Н | Н | Н | High Z | Deselect |
| Н | X | X | X | X | X | X | High Z | Deselect Power-Down |
| X | Н | Х | X | X | X | X | High Z | Deselect Power-Down |
| X | X | Н | X | X | X | X | High Z | Deselect Power-Down |
| X | X | X | L | X | Х | X | High Z | Deselect Power-Down |
| X | X | X | X | L | Х | X | High Z | Deselect Power-Down |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|---------------|---------------|-----------------|--------------------|
| 10 | CY7B160-10VC | V21 | Commercial |
| | CY7B160-10LC | L54 | |
| 12 | CY7B160-12VC | V21 | Commercial |
| | CY7B160-12LC | L54 | |
| | CY7B160-12DMB | D22 | Military |
| | CY7B160-12LMB | L54 | |
| 15 | CY7B160-15VC | V21 | Commercial |
| | CY7B160-15DMB | D22 | Military |
| | CY7B160-15LMB | 1.54 | |

Shaded area contains preliminary information.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
|----------------------|-----------|
| V _{OH} | 1, 2, 3 |
| $V_{ m OL}$ | 1, 2, 3 |
| V_{IH} | 1, 2, 3 |
| V _{IL} Max. | 1, 2, 3 |
| I_{IX} | 1, 2, 3 |
| I _{OZ} | 1, 2, 3 |
| I_{CC} | 1, 2, 3 |
| I _{SB} | 1, 2, 3 |

Switching Characteristics

| Parameters | Subgroups | | | | | |
|------------------|-----------------|--|--|--|--|--|
| READ CYCLE | | | | | | |
| t _{AA} | 7, 8, 9, 10, 11 | | | | | |
| t _{OHA} | 7, 8, 9, 10, 11 | | | | | |
| t _{ACE} | 7, 8, 9, 10, 11 | | | | | |
| t _{DOE} | 7, 8, 9, 10, 11 | | | | | |
| WRITE CYCLE | | | | | | |
| t _{SCE} | 7, 8, 9, 10, 11 | | | | | |
| t _{AW} | 7, 8, 9, 10, 11 | | | | | |
| t _{HA} | 7, 8, 9, 10, 11 | | | | | |
| t _{SA} | 7, 8, 9, 10, 11 | | | | | |
| t _{PWE} | 7, 8, 9, 10, 11 | | | | | |
| t _{SD} | 7, 8, 9, 10, 11 | | | | | |
| t _{HD} | 7, 8, 9, 10, 11 | | | | | |

Document #: 38-A-00021-B