

GENERAL DESCRIPTION

The 840001I-25 is a General Purpose Clock Generator and a member of the family of high performance devices from IDT. The 840001I-25 can accept frequency from a 22.4MHz to 170MHz and generate a 22.4MHz to 170MHz output. The 840001I-25 has excellent phase jitter performance, from 637kHz – 10MHz integration range. The 840001I-25 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- One LVCMOS/LVTTL output, 15Ω output impedence
- Output frequency range: 22.4MHz 170MHz
- VCO range: 560MHz to 680MHz
- RMS phase jitter @ 125MHz (637kHz 10MHz): 0.36ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


COMMONLY USED FREQUENCY TABLE

| | Inputs | | | | Output Frequency (MHz) | |
|------|--------|------|-----------|-----------|------------------------|--------------|
| SEL2 | SEL1 | SEL0 | M Divider | N Divider | REF_IN (MHz) | Q |
| 0 | 0 | 0 | 25 | 25 | 25 | 25 |
| 0 | 0 | 1 | 10 | 25 | 62.5 | 25 |
| 0 | 1 | 0 | 4 | 25 | 156.25 | 25 |
| 0 | 1 | 1 | 5 | 25 | 125 | 25 |
| 1 | 0 | 0 | 10 | 10 | 62.5 | 62.5 |
| 1 | 0 | 1 | 5 | 5 | 125 | 125 |
| 1 | 1 | 0 | 4 | 4 | 156.25 | 156.25 |
| 1 | 1 | 1 | 10 | 25 | 62.5 | 25 (default) |

BLOCK DIAGRAM



PIN ASSIGNMENT



840001I-25

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body **G Package**

Top View



TABLE 1. PIN DESCRIPTIONS

| Number | Name | Ту | ре | Description |
|---------|---------------------|--------|--------|--|
| 1 | V _{DD} | Power | | Positive supply pin. |
| 2 | REF_IN | Input | Pullup | Reference input frequency. LVCMOS/LVTTL interface levels. |
| 3, 4, 5 | SEL_0, SEL_1, SEL_2 | Input | | M and N configuration select pins. LVCMOS/LVTTL interface levels. |
| 6 | GND | Power | | Power supply ground. |
| 7 | V | Power | | Output supply pin. |
| 8 | Q | Output | | Single-ended clock output. LVCMOS/LVTTL interface levels. 15Ω output impedance. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------------|----------------------------------|---------|---------|---------|-------|
| C | Input Capacitance | | | 4 | | pF |
| C | Down Dissinstian Consistence | $V_{_{DD}}, V_{_{DDO}} = 3.465V$ | | 6 | | pF |
| PD | Power Dissipation Capacitance | $V_{DD}, V_{DDO} = 2.625V$ | | 5 | | pF |
| R | Input Pullup Resistor | | | 51 | | kΩ |
| R _{out} | Output Impedance | | | 15 | | Ω |



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{pp} -0.5 V to V_{pp} + 0.5 V

Outputs, V_{\odot} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ_a 129.5°C/W (0 mps)

Storage Temperature, $T_{_{\rm STG}}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| l _{DD} | Power Supply Current | | | | 83 | mA |
| I _{DDO} | Output Supply Current | No Load | | | 2 | mA |

Table 3B. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Positive Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{DD} | Power Supply Current | | | | 80 | mA |
| I _{DDO} | Output Supply Current | No Load | | | 2 | mA |

Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|----------------------|---|---------|---------|-----------------------|-------|
| \/ | Input High Voltage | | V _{DD} = 3.465V | 2 | | V _{DD} + 0.3 | V |
| V _{IH} | Input High Voltage | | V _{DD} = 2.625V | 1.7 | | V _{DD} + 0.3 | V |
| V | Input Low Voltage | | V _{DD} = 3.465V | -0.3 | | 0.8 | V |
| V _{IL} | Input Low Voltage | | V _{DD} = 2.625V | -0.3 | | 0.7 | V |
| I _{IH} | Input High Current | REF_IN, SEL_[0:2] | $V_{DD} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$ | | | 5 | μΑ |
| I _{IL} | Input Low Current | REF_IN, SEL_[0:2] | $V_{_{DD}} = 3.465 \text{V or } 2.625 \text{V}, V_{_{ N}} = 0 \text{V}$ | -150 | | | μΑ |
| \/ | Output High Voltage; NOTE 1 | | V _{DDO} = 3.465V | 2.6 | | | V |
| V _{OH} | | | V _{DDO} = 2.625V | 1.8 | | | V |
| V _{OL} | Output Low Voltage | ; NOTE 1 | V _{DDO} = 3.465V or 2.625V | | | 0.6 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{_{DDO}}/2$. See Parameter Measurement Information Section,

[&]quot;Output Load Test Circuit" diagrams.



Table 4A. AC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------------|----------------------------|---|---------|---------|---------|-------|
| f _{out} | Output Frequency | | 22.4 | | 170 | MHz |
| tjit(Ø) | RMS Phase Jitter (Random); | 125MHz, Integration Range: 637kHz - 10MHz | | 0.37 | | ps |
| | NOTE 1 | 156.25MHz, Integration Range: 637kHz - 10MHz | | 0.38 | | ps |
| $t_{_{\rm R}}/t_{_{\rm F}}$ | Output Rise/Fall Time | 20% to 80% | 150 | | 650 | ps |
| odc | Output Duty Cycle | | 47 | | 53 | % |

NOTE 1: Please refer to the Phase Noise Plot.

Table 4B. AC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 2.5 V \pm 5\%$, Ta = -40°C to 85°C


| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|----------------------------|---|---------|---------|---------|-------|
| f _{out} | Output Frequency | | 22.4 | | 170 | MHz |
| tjit(Ø) | RMS Phase Jitter (Random); | 125MHz, Integration Range: 637kHz - 10MHz | | 0.36 | | ps |
| | NOTE 1 | 156.25MHz, Integration Range: 637kHz - 10MHz | | 0.35 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 150 | | 650 | ps |
| odc | Output Duty Cycle | | 47 | | 53 | % |

NOTE 1: Please refer to the Phase Noise Plot.


Noise Power dBc

Noise Power dBc







Typical Phase Noise at 156.25MHz @ 3.3V






PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V OUTPUT LOAD AC TEST CIRCUIT





RMS PHASE JITTER

OUTPUT RISE/FALL TIME



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.



Power Considerations

This section provides information on power dissipation and junction temperature for the 840001I-25. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 840001I-25 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Core and Output Power Dissipation

• Power (core, output) = $V_{DD,MAX} * (I_{DD} + I_{DDO}) = 3.465 V * (83mA + 2mA) = 294.5mW$

LVCMOS Output Power Dissipation

- Output Impedance R_{out} Power Dissipation due to Loading 50Ω to V_{DDO}/2 Output Current I_{OUT} = V_{DDO MAX} / [2 * $(50\Omega + R_{OUT})$] = 3.465V / [2 * $(50\Omega + 15\Omega)$] = **26.6mA**
- Power Dissipation on the R_{out} per LVCMOS output Power (R_{out}) = R_{out} * (I_{out})² = 15 Ω * (26.6mA)² = **10.6mW per output**
- Dynamic Power Dissipation at 156.25MHz Power (156.25MHz) = C_{pp} * Frequency * $(V_{ppp})^2$ = 6pF * 156.25MHz * $(3.465V)^2$ = 11.26mW per output

Total Power Dissipation

- Total Power
 - = Power (core, output) + Power Dissipation (R_{OUT}) + Dyamic Power Dissipation (156.25MHz)
 - = 294.5mW + 10.6mW + 11.26mW
 - = 316.4 mW



2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1meter per second and a multi-layer board, the appropriate value is 125.5°C/W per Table 5.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.316\text{W} * 125.5^{\circ}\text{C/W} = 124.7^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 5. Thermal Resistance θ_{JA} for 8-Lead TSSOP, Forced Convection

| θ _{JA} by Velocity (Meters Per Second) | | | | | | | |
|---|-----------------------|-----------------------|-------------------------|--|--|--|--|
| Multi-Layer PCB, JEDEC Standard Test Boards | 0 129.5°C/W | 1 125.5°C/W | 2.5 123.5°C/W | | | | |



RELIABILITY INFORMATION

Table 6. $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 8 Lead TSSOP

θ_{JA} by Velocity (Meters Per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 129.5°C/W
 125.5°C/W
 123.5°C/W

TRANSISTOR COUNT

The transistor count for 840001I-25 is: 2588

PACKAGE OUTLINE AND PACKAGE DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

| OVIADOL | Millir | neters |
|---------|---------|---------|
| SYMBOL | Minimum | Maximum |
| N | | 8 |
| Α | | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| С | 0.09 | 0.20 |
| D | 2.90 | 3.10 |
| E | 6.40 | BASIC |
| E1 | 4.30 | 4.50 |
| е | 0.65 | BASIC |
| L | 0.45 | 0.75 |
| α | 0° | 8° |
| aaa | | 0.10 |

Reference Document: JEDEC Publication 95, MO-153



Table 8. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|---------|--------------------------|--------------------|---------------|
| 840001BGI-25LF | BI25L | 8 lead "Lead Free" TSSOP | tube | -40°C to 85°C |
| 840001BGI-25LFT | BI25L | 8 lead "Lead Free" TSSOP | tape & reel | -40°C to 85°C |



REVISION HISTORY SHEET

| Rev | Table | Page | Description of Change | |
|-----|-------|------|--|---------|
| А | T8 | 11 | Ordering Information - removed leaded devices. Updated data sheet format. | 7/29/15 |
| А | Т8 | 11 | General Description - removed Hiperclocks. Ordering Information - removed Lead Free note below the table. Updated header and footer. | 1/15/16 |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/