## SN74AVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES160D - DECEMBER 1998 - REVISED DECEMBER 1999

- Member of the Texas Instruments
   Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, or Clocked Mode
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation

- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 18-bit universal bus transceiver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.



## SN74AVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES160D - DECEMBER 1998 - REVISED DECEMBER 1999

### description (continued)


To ensure the high-impedance state during power up or power down, OEBA should be tied to V<sub>CC</sub> through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16501 is characterized for operation from -40°C to 85°C.

### terminal assignments

### **DGG OR DGV PACKAGE** (TOP VIEW)






# FUNCTION TABLE† (each universal bus transceiver)

	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Χ	Χ	Χ	Z
Н	Н	Χ	L	L
Н	Н	Χ	Н	Н
Н	L	$\uparrow$	L	L
Н	L	$\uparrow$	Н	Н
Н	L	L or H	Х	в <sub>0</sub> ‡

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

## logic symbol§




<sup>§</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB is high before LEAB goes low

### logic diagram (positive logic)



To 17 Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any input/output when the output	
is in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any input/output when the output	
is in the high or low state, V <sub>O</sub> (see Notes 1 and 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74AVC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES160D - DECEMBER 1998 - REVISED DECEMBER 1999

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Cumply voltage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V <sub>CC</sub> = 1.2 V	VCC		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.2 V		GND	
V <sub>I</sub>		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		0.35 × V <sub>CC</sub>	
	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
		V <sub>CC</sub> = 3 V to 3.6 V		0.8	
٧ <sub>I</sub>	Input voltage		0	3.6	V
	Output voltage	Active state	0	VCC	V
VO	Output voltage	3-state	0	3.6	V
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
1	Static high-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	A
lohs	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0.65 × V <sub>CC</sub>		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2	
lols	Static low-level output current†	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	A
IOLS	Static low-level output current	Data retention only  VCC = 1.2 V  VCC = 1.4 V to 1.6 V  VCC = 1.65 V to 1.95 V  VCC = 2.3 V to 2.7 V  1.7  VCC = 3 V to 3.6 V  VCC = 1.65 V to 1.95 V  VCC = 1.4 V to 1.6 V  VCC = 1.65 V to 1.95 V  VCC = 3 V to 3.6 V  VCC = 3 V to 3.6 V  O  Active state  3-state  0  VCC = 1.4 V to 1.6 V  VCC = 1.4 V to 1.6 V  VCC = 3 V to 3.6 V		8	mA
		V <sub>CC</sub> = 3 V to 3.6 V		12	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
TA	Operating free-air temperature		-40	85	°C

To Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	Vcc	MIN	TYP	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0	.2			
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05				
Vон		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3				
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V <sub>IL</sub> = 0.49 V	1.4 V			0.4		
VOL		$I_{OLS} = 4 \text{ mA},$	V <sub>IL</sub> = 0.57 V	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA},$	V <sub>IL</sub> = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ	
l <sub>off</sub>		$V_I$ or $V_O = 3.6 V$		0			±10	μΑ	
loz <sup>‡</sup>		$V_O = V_{CC}$ or GND		3.6 V			±12.5	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ	
	Control inputs	V. – V. a. or CND		2.5 V				n.E	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V				pF	
C.	A or B ports	Vo = Voo or GND		2.5 V				pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V				ρr	

<sup>&</sup>lt;sup>†</sup> Typical values are measured at  $V_{CC}$  = 2.5 V and 3.3 V,  $T_A$  = 25°C.

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

				VCC =	V <sub>CC</sub> = 1.2 V		1.5 V 1 V	V <sub>CC</sub> =		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock free	quency												MHz
	Pulse	LE high											r	no
t <sub>W</sub>	duration	CLK high or low												ns
		Data before C	LK↑											
t <sub>su</sub>	Setup time	Data	CLK high											ns
	uno	before LE↓	CLK low											
th	Hold	Data after CL	<↑											
	time	Data after LE↓	CLK high or low											ns

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V						UNIT			
	(INFOT)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>												MHz
	A or B	B or A										
t <sub>pd</sub>	LE	A or B										ns
	CLK											
t <sub>en</sub>	OEAB	В										ns
<sup>t</sup> dis	OEAB	В										ns
t <sub>en</sub>	OEBA	А							·			ns
<sup>t</sup> dis	OEBA	А										ns

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIO	NC	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
TAKAMETEK		TEST CONDITIONS		TYP	TYP	TYP	ONIT	
C .	Power dissipation	Outputs enabled	$C_1 = 0$ , $f = 10$	MUZ				pF
Cpd	capacitance	Outputs disabled	$C_L = 0, f = 10$	IVITIZ				PΓ

### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V AND } 1.5 \text{ V} \pm 0.1 \text{ V}$




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



**ENABLE AND DISABLE TIMES** 

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.

**PROPAGATION DELAY TIMES** 

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated