



**Saratoga
Semiconductor**

SSM6116

16K 2,048 Words by 8 Bits BiCMOS TTL Static RAM

FEATURES


- **Fast Access Times**
15/20/25ns Commercial Temperature
20/25/35ns Military Temperature
- **Common Data Inputs & Outputs**
- **Full Military 883B Compliant**
- **Industry Standard Packages**
24-Pin DIP
24-Pin SOJ
24-Pin SOG
- **SABiC BiCMOS Fabrication Technology**

DESCRIPTION

The SSM6116 is a high performance 16K BiCMOS static RAM organized 2048 words by 8 bits. The device is targeted for use in main, cache and buffer memories, as well as writeable control store in mid-range computers. It is also designed for use in communication, industrial and military equipment applications.

The high speed (15ns), low active power consumption (120mA) and high output drive (16mA) of the SSM6116 when compared to equivalent CMOS TTL circuits is achieved through utilization of Saratoga Semiconductor's exclusive "Self-Aligned Bipolar CMOS" (SABiC) wafer fabrication technology. SABiC integrates bipolar and CMOS in the same monolithic circuit thus providing an increase in both performance and reliability.

PIN CONFIGURATION




PIN IDENTIFICATION

A ₀ - A ₁₀	Address Inputs
I/O ₁ - I/O ₈	Data Inputs/Outputs
CS	Chip Select Input
WE	Write Enable Input
OE	Output Enable Input
Vcc	Power Supply Pin
GND	Ground Pin

Writing to the device occurs when both the Chip Select (CS) and Write Enable (WE) inputs are low. Data on the Input/Output pins (I/O₁ - I/O₈) is written into the memory cell specified by the 11 bit address placed on the Address Inputs (A₀ - A₁₀). With CS low, WE high and the Output Enable input LOW, the content of the addressed memory cell is transferred to the Input/Output pins.

All inputs and outputs of the device are TTL compatible and operate from a single 5V supply. Fully static circuitry is used and balanced read and write cycles are provided.

FUNCTIONAL BLOCK DIAGRAM



April 1989



**Saratoga
Semiconductor**

**SSM6116-15
SSM6116-20
SSM6116-25
SSM6116-35**

TRUTH TABLE

MODE	CS	WE	OE	I/O _n	POWER
Read	L	H	L	DO	ACTIVE
Write '0'	L	L	X	L	ACTIVE
Write '1'	L	L	X	H	ACTIVE
Output Disabled	L	H	H	HIGH Z	ACTIVE
Disabled	H	X	X	HIGH Z	STANDBY

H = High Voltage Level

L = Low Voltage Level

X = Irrelevant

DO = Valid Data Out

ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE		UNIT
		MIN	MAX	
Storage Temperature	T _{STG}	-65	+150	°C
Temperature Under Bias	T _A	-65	+125	°C
Output Current (DC, Output High)	I _{OUT}		20	mA
Power Dissipation	P _D		1.0	W
Power Supply Voltage	V _{CC}	-0.5	+7	V

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

SPECIFIED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE		UNIT
		MIN	MAX	
Commercial Temperature Range	T _A	0	+70	°C
Military Temperature Range	T _A	-55	+125	°C
Supply Voltage	V _{CC}	+4.5	+5.5	V
Input High Voltage	V _{IH}	2	V _{CC}	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

NOTE: Specified Operating Conditions define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS

V_{CC} = 5V ± 10% over specified temperature range

SYMBOL	PARAMETER	TEST CONDITIONS	SSM6118		UNIT
			MIN	MAX	
V _{OH}	Output High Voltage	I _{OH} =-4mA; V _{CC} = min	2.4		V
V _{OL}	Output Low Voltage	I _{OL} =16mA ; V _{CC} = min		0.4	V
I _{IX}	Input Leakage Current	V _{CC} = max GND ≤ V _{IN} ≤ V _{CC}	-10	+10	μA
I _{OZ}	Output Leakage Current	CS = V _{IH} ; V _{CC} = max GND ≤ V _{OUT} ≤ V _{CC}	-50	+50	μA
I _{OS1}	Output Short Circuit Current	V _{CC} = max; V _{OUT} = GND		-150	mA
I _{CC}	Operating Supply Current	CS = V _{IL} ; V _{CC} = max Output Open		120	mA

¹ Duration of short circuit should not exceed 30 seconds. Not more than 1 output should be shorted at one time.



**Saratoga
Semiconductor**

**SSM6116-15
SSM6116-20
SSM6116-25
SSM6116-35**

READ CYCLE

AC CHARACTERISTICS


PARAMETER	SYMBOL	VALUE				UNIT			
		COM SSM6116-15*		COM/MIL SSM6116-20					
		MIN	MAX	MIN	MAX				
Read Cycle Time	t_{RC}	15		20		25	35	ns	
Address Access Time	t_{AA}		15		20		25	35	ns
Chip Select Access Time	t_{ACS}		12		15		20	25	ns
Output Hold from Address Change	t_{OH}	3		3		3	3	ns	
Chip Selection to Output in LOW Z	t_{LZ}^5	3		3		3	3	ns	
Chip Selection to Output in HIGH Z	t_{HZ}^5		8		15		20	25	ns
Output Enable to Output Valid	t_{OE}		12		15		18	20	ns
Output Enable to Output in LOW Z	t_{OLZ}	0		0		0	0	ns	
Output Disable to Output in HIGH Z	t_{OHZ}	8		12		15	20	ns	

² These parameters are sampled and not 100% tested. * Advance Information.

⁵ These parameters are guaranteed and not tested.


READ CYCLE TIMING DIAGRAM NO. 1

$\overline{WE} = V_{IH}$, $\overline{CS} = V_{IL}$. Transition is measured $\pm 500\text{mV}$ from steady state.



READ CYCLE TIMING DIAGRAM NO. 2

$\overline{WE} = V_{IH}$, $\overline{OE} = V_{IL}$. Transition is measured $\pm 500\text{mV}$ from steady state. Address valid prior to CS transition low.





**Saratoga
Semiconductor**


**SSM6116-15
SSM6116-20
SSM6116-25
SSM6116-35**

WRITE CYCLE


SYMBOL	VALUE					UNIT
	COM SSM6116-15*		COM/MIL SSM6116-20		COM/MIL SSM6116-25	
	MIN	MAX	MIN	MAX	MIN	MAX
Write Cycle Time	t_{WC}	15	20	25	35	ns
Chip Selection to End of Write	t_{CW}	15	20	25	35	ns
Address Valid to End of Write	t_{AW}	15	20	25	35	ns
Address Set-up Time	t_{AS}	0	0	0	0	ns
Write Pulse Width	t_{WP}	15	20	25	35	ns
Write Recovery Time	t_{WR}	0	0	0	0	ns
Data Valid to End of Write	t_{DW}	9	12	15	20	ns
Data Hold Time	t_{DH}	0	0	0	0	ns
Write Enable to Output in HIGH Z	t_{WZ}^2	8	8	10	15	ns
Output Active from End of Write	t_{OW}^2	0	0	0	0	ns

* Advance Information.

WRITE CYCLE TIMING DIAGRAM NO.1 (WE CONTROLLED)³



WRITE CYCLE TIMING DIAGRAM NO.2 (CS CONTROLLED)³



³ If CS goes high simultaneously with WE high, the output remains in a high impedance state. CS or WE must be high during address transitions. All write timings are referenced from the last valid address to the first transitioning address. Transition is measured $\pm 500\text{mV}$ from steady state voltage.



**Saratoga
Semiconductor**

**SSM6116-15
SSM6116-20
SSM6116-25
SSM6116-35**

CAPACITANCE

PARAMETER	SYMBOL	MAX VALUE	UNIT
Input Pin Capacitance	C_{IN}	5	pF
Output Pin Capacitance	C_{OUT}	7	pF

AC TEST CONDITIONS

⁴ Including scope and jig

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Level	1.5V
Output Load	Figures 1 and 2





Figure 1


Figure 2

PACKAGE DIMENSIONS



24 LEAD 300 MIL PDIP

INCHES		
PARAMETER	MIN	MAX
A ₁	.010	
B	.016	.020
B ₁	.045	.065
C	.008	.012
D	1.245	1.255
E	.300	.325
E ₁	.250	.270
e ₁	.100	
F	.170	
L	.125	.135
S	.070	.080
α	0°	15°



24 LEAD 300 MIL SIDE BRAZE DIP


INCHES		
PARAMETER	MIN	MAX
A ₁	.015	.060
B	.014	.023
B ₁	.038	.065
C	.008	.015
D	1.185	1.215
E	.290	.310
E ₁	.285	.305
e ₁	.100	
F	.232	
L	.125	.200
S	.100	




**Saratoga
Semiconductor**

**SSM6116-15
SSM6116-20
SSM6116-25
SSM6116-35**

PACKAGE DIMENSIONS (CONTINUED)



PARAMETER	INCHES	
	MIN	MAX
A ₁	.006	.010
B	.014	.019
B ₁		.050
D	.602	.612
E	.400	.416
E ₁	.292	.299
F	.090	.094
L	.030	.040
s	.010	.020



PARAMETER	INCHES	
	MIN	MAX
A ₁	.028	.036
B	.014	.019
B ₁		.050
D	.602	.612
E	.335	.347
E ₁	.292	.299
E ₂	.262	.272
F	.090	.094
L	.120	.140
s	.010	.016
α	.031	.042

ORDERING INFORMATION

PART NUMBER	SPEED	PACKAGE	TEMPERATURE RANGE		
			MIN	MAX	UNIT
SSM6116-15PC	15ns	24-Pin PDIP	0	+70	°C
SSM6116-20PC	20ns				
SSM6116-25PC	25ns				
SSM6116-15DC	15ns	24-Pin Plastic SOG			
SSM6116-20DC	20ns				
SSM6116-25DC	25ns				
SSM6116-15EC	15ns	24-Pin Plastic SOJ			
SSM6116-20EC	20ns				
SSM6116-25EC	25ns				
SSM6116-15SC	15ns	24-Pin Sidebrazed DIP			
SSM6116-20SC	20ns				
SSM6116-25SC	25ns				
SSM6116-20SB	20ns	24-Pin Sidebrazed DIP	-55	+125	°C
SSM6116-25SB	25ns				
SSM6116-35SB	35ns				

NOTE: Please contact factory regarding CERDIP, FLATPACK and PLCC packages.