# **Document Title**

256Kx4 Bit (with OE) High-Speed CMOS Static RAM(3.3V Operating).

# **Revision History**

<u>Rev.No.</u>	History				Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with	th Preliminary.			Aug. 5th. 1998	Preliminary
Rev. 1.0	Release to Final 1.1. Delete Preli 1.2. Relax DC ch	minary.	Previous	Changed	Sep. 7th. 1998	Final
		12ns 15ns 20ns	65mA 63mA 60mA	70mA 68mA 65mA		
Rev. 2.0	Add 10ns & L	.ow Power Ver.			Apr. 24. 2000	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 256K x 4 Bit (with OE) High-Speed CMOS Static RAM(3.3V Operating)

#### FEATURES

- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 30mA(Max.) (CMOS) : 5mA(Max.) 0.5mA(Max.) L-Ver. only Operating KM64V1003C/CL-10 : 75mA(Max.) KM64V1003C/CL-12 : 70mA(Max.) KM64V1003C/CL-15 : 68mA(Max.)
- KM64V1003C/CL-20 : 65mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-ver. Only
- Center Power/Ground Pin Configuration

Clk Gen.

Select

Row

Data

Cont.

CLK Gen.

Ao

A1

A2

Аз

A4

Δ5

A6 A7

A8

CS WE OE

I/O1 ~ I/O4

- Standard Pin Configuration :
  - KM64V1003CJ : 32-SOJ-400


# **GENERAL DESCRIPTION**

The KM64V1003C is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64V1003C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V1003C is packaged in a 400 mil 32-pin plastic SOJ.

## **ORDERING INFORMATION**

KM64V1003C/CL-10/12/15/20	Commercial Temp.		
KM64V1003CI/CLI-10/12/15/20	Industrial Temp.		

#### PIN CONFIGURATION(Top View)



#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



# FUNCTIONAL BLOCK DIAGRAM

Pre-Charge Circuit

Memory Array

512 Rows

512x4 Columns

I/O Circuit &

Column Select

A9 A10 A11 A12 A13 A14 A15 A16 A17

### **ABSOLUTE MAXIMUM RATINGS\***

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		Pd	1	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
	Industrial	Та	-40 to 85	٥C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

\* VIL(Min) = -2.0V a.c (Pulse Width  $\leq$  8ns) for I  $\leq$  20mA.

\*\* VIH(Max) = Vcc + 2.0V a.c (Pulse Width  $\leq$  8ns) for I  $\leq$  20mA.

#### **DC AND OPERATING CHARACTERISTICS**\*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	L	VIN = Vss to Vcc		-2	2	μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	-2	2	μA	
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	75	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	12ns	-	70	
			15ns	-	68	]
			20ns	-	65	
Standby Current	ISB	Min. Cycle, CS=Vін		-	30	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V,	Normal	-	5	mA
		VIN≥Vcc-0.2V or VIN≤0.2V	L-ver.	-	0.5	
Output Low Voltage Level	Vol	Iol=8mA		-	0.4	V
Output High Voltage Level	Vон	Iон=-4mA		2.4	-	V

\* The above parameters are also guaranteed at industrial temperature range.

#### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/o	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

\* Capacitance is sampled and not 100% tested.




# KM64V1003C/CL, KM64V1003CI/CLI


### AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

### TEST CONDITIONS

Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

Output Loads(A)





\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

#### **READ CYCLE\***

Denemeter	Cumb al	KM64V1003C-10		KM64V1003C-12		KM64V1003C-15		KM64V1003C-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	20	-	ns
Address Access Time	taa	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tонz	0	5	0	6	0	7	0	9	ns
Output Hold from Address	tон	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down-	tPD	-	10	-	12	-	15	-	20	ns

\* The above parameters are also guaranteed at industrial temperature range.



# KM64V1003C/CL, KM64V1003CI/CLI


#### WRITE CYCLE\*

Demonster	Cumb al	KM64V1003C-10		KM64V1003C-12		KM64V1003C-15		KM64V1003C-20		l Imit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns


\* The above parameters are also guaranteed at industrial temperature range.

#### TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)







#### NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or Vol levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
  Device is continuously selected with CS=VIL
- 7. Address valid prior to coincident with  $\overline{CS}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)




#### TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.

10.When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

<b>FUNCTION</b>	L DESCRIPTION
-----------------	---------------

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc

\* X means Don't Care.




# DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS≥Vcc-0.2V	2.0	-	3.6	V
Data Retention Current	IDR	Vcc=3.0V,	-	-	0.4	mA
		Vcc=2.0V, CS≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.3	
Data Retention Set-Up Time	tSDR	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	trdr		5	-	-	ms

\* The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM





## PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

